Current jobs related to Senior ASIC Synthesis and STA Engineer - Santa Clara, California - Capgemini Engineering

  • Senior ASIC Synthesis and STA Engineer

    2 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: ASIC Synthesis and STA EngineerLocation: Onsite roleJob Description:We are seeking a senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. The ideal candidate will have a strong background in physical synthesis and STA, with experience in working with Synopsys Fusion compiler for TSMC technology nodes below 5nm...

  • Senior STA Engineer

    4 weeks ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job Title: Senior STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled Senior STA Engineer to join our team. As a key member of our Physical Design group, you will be responsible for developing FullChip constraints and timing closure.Responsibilities:Own end-to-end delivery of designs (SOC and Sub-system integration) from timing...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...

  • ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States PDDN Inc Full time

    Job Title: ASIC Physical Design EngineerAt PDDN Inc, we are seeking a highly skilled ASIC Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits for our cutting-edge ASICs.Key Responsibilities:Design and implement chip-level floor planning, partitioning,...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ASICs for various industries.Key Responsibilities:Design and implement high-frequency ASICs with complex designs...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior ASIC Physical Design Engineer, NetlistingNVIDIA is a leader in AI computing, and we're looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.Job Summary:We're seeking a highly skilled ASIC Physical Design Engineer, Netlisting to drive the physical design of high-frequency and low-power CPUs,...

  • Senior ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...

  • STA Engineer

    3 weeks ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Transform Lives with AMD TechnologyWe're on a mission to build great products that accelerate next-generation computing experiences. As a STA/Constraints Engineer at AMD, you'll play a critical role in developing FullChip constraints and timing closure. You'll work closely with cross-functional teams to drive innovation and excellence.Key...

  • Senior CAD Engineer

    2 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Join NVIDIA's Chip Design TeamNVIDIA is a leader in the field of artificial intelligence and computing, and we're looking for talented individuals to join our team as Senior Synthesis Flow CAD Engineers. As a key member of our design team, you'll be responsible for architecting and implementing sophisticated design flows using modern software engineering...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. The ideal candidate will have extensive experience in designing and implementing high-frequency ASICs, with a strong focus on physical design and verification.Key Responsibilities: Chip level floor planning,...

  • Senior STA Engineer

    3 weeks ago

    Santa Clara, California, United States Futran Tech Solutions Pvt. Ltd. Full time

    Job Requirements:As a Senior STA Engineer at Futran Tech Solutions Pvt. Ltd., you will be responsible for leading the synthesis and timing analysis efforts for high-performance, low-power, and low-area based flows. Your expertise in SDC constraints creation and cleanup, as well as pre-layout and post-layout timing analysis using Primetime/Tempus tools, will...

  • Senior ASIC Digital Design Engineer

    3 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...

  • Senior ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title:Senior ASIC Physical Design EngineerJob Description:As a Senior ASIC Physical Design Engineer at Capgemini, you will play a critical role in the development of cutting-edge ASICs. Your expertise in physical design will be instrumental in ensuring the successful implementation of complex designs.Key Responsibilities:Chip-level floor planning,...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title:Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing complex ASICs for various industries.Key Responsibilities:Design and implement chip-level floor planning, partitioning, and...

  • Highly Skilled ASIC Physical Design Engineer

    2 weeks ago

    Santa Clara, California, United States IBA InfoTech Full time

    We are seeking a highly skilled ASIC Physical Design Engineer to join our team at IBA InfoTech. The ideal candidate will have extensive experience in handling block and chip level implementation from netlist to GDSII, with a strong focus on timing closure and physical verification closure.The successful candidate will have hands-on experience in handling...

  • Senior CAD Engineer for Chip Design

    1 month ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior CAD Engineer for Chip DesignNVIDIA is a leader in AI computing and a pioneer in the field of computer graphics. We're looking for a talented Senior CAD Engineer to join our team and contribute to the development of our chip design methodology.Job Summary:We're responsible for the Front-End Design Implementation methodology for all of...

  • ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States PDDN Inc Full time

    Job Title: ASIC Physical Design EngineerWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at PDDN Inc.Job Responsibilities:Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration, and ECO generation.Expertise in timing closure (STA) of high frequency blocks.Handling...

  • Senior ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States Nvidia Full time

    Unlock the Power of High-Frequency ClocksNVIDIA is seeking a talented Senior ASIC Design Engineer to join our team of innovators. As a key member of our Clocks team, you will collaborate with architects, ASIC designers, and verification engineers to design high-frequency clocks for our cutting-edge GPUs and CPUs.Key Responsibilities:Design and develop...

  • Senior Timing Closure Engineer

    3 weeks ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job SummaryWe are seeking a highly skilled Senior Timing Closure Engineer to join our team at Advanced Micro Devices, Inc. The ideal candidate will have a strong background in physical design, timing analysis, and synthesis, with expertise in developing FullChip constraints and timing closure.Key ResponsibilitiesOwn end-to-end delivery of designs (SOC and...

Senior ASIC Synthesis and STA Engineer

2 months ago

Santa Clara, California, United States Capgemini Engineering Full time
Job Title: Senior ASIC Synthesis and STA Engineer

Location: Santa Clara, CA

Job Summary

We are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.

Key Responsibilities
  • Collaborate closely with RTL developers to optimize design for clock frequency above 1.2GHz.
  • Implement multiple experiments to achieve efficient placement for timing and power requirements, working with the Physical Design team to meet timings across multiple corners.
  • Execute ECOs in PT-SI flow for timing optimization.
Requirements
  • Bachelor or Master's degree in VLSI Design.
  • Minimum 6 years of experience in ASIC Synthesis and STA.
  • Proficient in physical synthesis flow.
  • Experience with Synopsys Fusion compiler.
  • Good knowledge of optimization techniques for power, area, and timing.
  • Experience in building SDC constraints working with designers.
  • Running PT-SI for Multimode Multi-corners.
  • Experience with AOCV or POCV for timing variations.
  • Strong debugging capabilities with Synthesis, timing analysis, and implementation.
  • Proficient in module-level Floor planning, Place and route.
  • Scripting experience with Python, Tcl, or Perl.
About Capgemini Engineering

Capgemini Engineering is a world leader in engineering and R&D services, combining industry knowledge and cutting-edge technologies to support the convergence of the physical and digital worlds. We help clients accelerate their journey towards Intelligent Industry.

Benefits
  • Flexible work arrangements.
  • Comprehensive healthcare, including dental, vision, mental health, and well-being programs.
  • Financial well-being programs, such as 401(k) and Employee Share Ownership Plan.
  • Paid time off and paid holidays.
  • Paid parental leave.
  • Family building benefits, including adoption assistance, surrogacy, and cryopreservation.
  • Social well-being benefits, such as subsidized back-up child/elder care and tutoring.
  • Mentoring, coaching, and learning programs.
  • Employee Resource Groups.
  • Disaster Relief.