Senior ASIC Physical Design Engineer
3 weeks ago
Senior ASIC Physical Design Engineer
Job Summary:
We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. The ideal candidate will have extensive experience in designing and implementing high-frequency ASICs, with a strong focus on physical design and verification.
Key Responsibilities:
Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration, and ECO generation.
Expertise in timing closure (STA) of high-frequency blocks.
Handling blocks of high instance counts and complex designs – 1M instances and clock frequencies about 1 GHz.
Experience with low power implementation and signoff, power gating, multiple voltage rails, UPF knowledge.
Experience in Block-level and Full-chip integration.
Knowledge of signoff closure – Timing with SI and OCV, Power, IR, and Physical Verification at both block and chip level.
Understanding constraints and fixing design/timing techniques.
Block level implementation from netlist to GDS.
Understanding SI prevention, fixing methodology, and implementation.
Proficient in layout edit techniques.
Proficient in Synopsys Fusion Compiler, ICC/ICC2, PTSi, and Cadence EDA Tool Suite.
Experience in Design Automation and UNIX system.
Experience in Tcl/Tk, PERL, Python is a plus.
Requirements:
Must possess 8 years of hands-on experience in handling block/chip level implementation from Netlist to GDSII.
Must possess hands-on experience in timing closure and physical verification closure.
Must have handled blocks of sizes 1M instances and above at frequencies higher than 1GHz.
Experience in handling lower tech nodes that include 3nm, 5nm, 7nm, 10nm, 16nm, etc.
Must have hands-on tape-out experience in lower tech nodes in any of the tools mentioned such ICC/ICC2, Fusion Compiler, or Cadence APR tools.
Must have the ability to think on the spot for quick solutions and work-around at the time of tape-out to hit the schedule on time.
Must possess excellent scripting skills – TCL or Perl or Python.
Experience in Synthesis and Formal is a plus.
Excellent verbal and written communication skills are required.
Must possess excellent debug skills, analytical skills, and the ability to work independently.
Must be highly motivated and possess excellent team spirit.
What We Offer:
Flexible work arrangements.
Comprehensive healthcare package, including dental, vision, mental health, and well-being programs.
Financial well-being programs such as 401(k) and Employee Share Ownership Plan.
Paid time off and paid holidays.
Paid parental leave.
Family building benefits like adoption assistance, surrogacy, and cryopreservation.
Social well-being benefits like subsidized back-up child/elder care and tutoring.
Mentoring, coaching, and learning programs.
Employee Resource Groups.
Disaster Relief.
About Capgemini:
Capgemini is a world leader in engineering and R&D services, combining its broad industry knowledge and cutting-edge technologies in digital and software to support the convergence of the physical and digital worlds. With over 55,000 engineer and scientist team members in over 30 countries, Capgemini helps clients accelerate their journey towards Intelligent Industry.
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design EngineerWe at IBA InfoTech are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.Job Summary:As a Senior ASIC Physical Design Engineer, you will be responsible for designing and implementing high-speed ASICs using advanced physical design techniques. You will work closely with our team of...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design Engineer Job Description: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at IBA InfoTech. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using advanced EDA tools. Responsibilities: * Design and implement high-performance...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary:Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing high-performance ASICs using cutting-edge technologies. Key Responsibilities:Design and implement...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary:We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using cutting-edge technologies and tools.Key Responsibilities:Design and implement...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ASICs for various industries.Key Responsibilities:Design and implement high-frequency ASICs with complex designs...
-
Senior ASIC Physical Design Engineer
2 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior ASIC Physical Design Engineer, NetlistingNVIDIA is a leader in AI computing, and we're looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.Job Summary:We're seeking a highly skilled ASIC Physical Design Engineer, Netlisting to drive the physical design of high-frequency and low-power CPUs,...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title:Senior ASIC Physical Design EngineerJob Description:As a Senior ASIC Physical Design Engineer at Capgemini, you will play a critical role in the development of cutting-edge ASICs. Your expertise in physical design will be instrumental in ensuring the successful implementation of complex designs.Key Responsibilities:Chip-level floor planning,...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title:Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing complex ASICs for various industries.Key Responsibilities:Design and implement chip-level floor planning, partitioning, and...
-
Senior ASIC Digital Design Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...
-
Senior ASIC Design Verification Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob Title: Senior ASIC Design Verification EngineerQualcomm is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our engineering group, you will be responsible for verifying our MAC Sub-System and ensuring the highest quality deliverables.Key Responsibilities:Ownership of DV test bench and other associated...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Nvidia Full timeUnlock the Power of High-Frequency ClocksNVIDIA is seeking a talented Senior ASIC Design Engineer to join our team of innovators. As a key member of our Clocks team, you will collaborate with architects, ASIC designers, and verification engineers to design high-frequency clocks for our cutting-edge GPUs and CPUs.Key Responsibilities:Design and develop...
-
Senior ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...
-
ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States PDDN Inc Full timeJob Title: ASIC Physical Design EngineerAt PDDN Inc, we are seeking a highly skilled ASIC Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits for our cutting-edge ASICs.Key Responsibilities:Design and implement chip-level floor planning, partitioning,...
-
Senior ASIC Power Design Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob SummaryNVIDIA is seeking a highly skilled Senior ASIC Power Engineer to join our team. As a key member of our GPU ASIC team, you will be responsible for designing and developing innovative hardware accelerators and processors for our next-generation mobile, embedded, and datacenter platforms.Key ResponsibilitiesDevelop and implement cutting-edge HW, GPU,...
-
ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Infobahn Softworld Full timeJob Title: ASIC/RTL Design EngineerInfobahn Softworld is seeking a highly skilled ASIC/RTL Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits, including micro-architecture documentation and block-level design.Key Responsibilities:Design and implement logic...
-
Senior ASIC Power Design Engineer
2 months ago
Santa Clara, California, United States NVIDIA Full timeJob Summary:NVIDIA is seeking a highly skilled Senior ASIC Power Engineer to join our team. As a key member of our GPU ASIC team, you will be responsible for designing and developing innovative hardware, GPU, and system designs to enhance performance and efficiency.Key Responsibilities:Develop and implement power-efficient RTL designs in collaboration with...
-
ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Infobahn Softworld Full timeJob Title: ASIC/RTL Design EngineerJob Summary:We are seeking an experienced ASIC/RTL Design Engineer to join our team at Infobahn Softworld Inc. in San Jose, CA. The successful candidate will be responsible for designing and implementing digital circuits, including micro-architecture documentation and block-level design.Key Responsibilities:Design and...