Senior ASIC Synthesis and STA Engineer
3 weeks ago
Job Title: ASIC Synthesis and STA Engineer
Location: Onsite role
Job Description:
We are seeking a senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. The ideal candidate will have a strong background in physical synthesis and STA, with experience in working with Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.
Key Responsibilities:
- Collaborate closely with RTL developers to optimize design for clock frequency above 1.2GHz.
- Implement multiple experiments to achieve efficient placement for timing and power requirements, working with the Physical Design team to meet timings across multiple corners.
- Execute ECOs in PT-SI flow for timing optimization.
Required Skills:
- Bachelor or Master's degree in VLSI Design.
- Minimum 6 years of ASIC Synthesis and STA experience.
- Proficient in physical synthesis flow.
- Experience in driving projects using Synopsys Fusion compiler.
- Good knowledge of optimization techniques for power, area, and timing.
- Experience in building SDC constraints working with designers.
- Running PT-SI for Multimode Multi-corners.
- Experience in using AOCV or POCV for timing variations.
- Strong debugging capabilities with Synthesis, timing analysis, and implementation.
- Proficient in module-level Floor planning, Place and route.
- Proficiency with scripting experience in Python, Tcl, or Perl.
Life at Capgemini Engineering
Capgemini Engineering supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer:
- Flexible work arrangements.
- Healthcare, including dental, vision, mental health, and well-being programs.
- Financial well-being programs, such as 401(k) and Employee Share Ownership Plan.
- Paid time off and paid holidays.
- Paid parental leave.
- Family building benefits, like adoption assistance, surrogacy, and cryopreservation.
- Social well-being benefits, like subsidized back-up child/elder care and tutoring.
- Mentoring, coaching, and learning programs.
- Employee Resource Groups.
- Disaster Relief.
About Capgemini Engineering
Capgemini Engineering is a world leader in engineering and R&D services, combining its broad industry knowledge and cutting-edge technologies in digital and software to support the convergence of the physical and digital worlds. We help clients accelerate their journey towards Intelligent Industry, leveraging our capabilities and the strengths of the Capgemini Group.
Capgemini Engineering has more than 55,000 engineer and scientist team members in over 30 countries across various sectors, including Aeronautics, Space, Defense, Naval, Automotive, Rail, Infrastructure & Transportation, Energy, Utilities & Chemicals, Life Sciences, Communications, Semiconductor & Electronics, Industrial & Consumer, Software & Internet.
As an integral part of the Capgemini Group, we are guided by our purpose of unleashing human energy through technology for an inclusive and sustainable future. We are a responsible and diverse group of 340,000 team members in more than 50 countries, with a strong 55-year heritage. We are trusted by our clients to unlock the value of technology to address the entire breadth of their business needs, delivering end-to-end services and solutions leveraging our market-leading capabilities in AI, cloud, and data, combined with our deep industry expertise and partner ecosystem.
Get the Future You Want |
Capgemini discloses salary range information in compliance with state and local pay transparency obligations. The disclosed range represents the lowest to highest salary we, in good faith, believe we would pay for this role at the time of this posting, although we may ultimately pay more or less than the disclosed range and the range may be modified in the future. The disclosed range takes into account the wide range of factors that are considered in making compensation decisions, including, but not limited to, geographic location, relevant education, qualifications, certifications, experience, skills, seniority, performance, sales or revenue-based metrics, and business or organizational needs. At Capgemini, it is not typical for an individual to be hired at or near the top of the range for their role. The base salary range for the tagged location is [$88,800 - $187,740/yr].
This role may be eligible for other compensation, including variable compensation, bonus, or commission. Full-time regular employees are eligible for paid time off, medical/dental/vision insurance, 401(k), and any other benefits to eligible employees.
Note: No amount of pay is considered to be wages or compensation until such amount is earned, vested, and determinable. The amount and availability of any bonus, commission, or any other form of compensation that is allocable to a particular employee remains in the Company's sole discretion unless and until paid and may be modified at the Company's sole discretion, consistent with the law
Disclaimer
Capgemini is an Equal Opportunity Employer encouraging diversity in the workplace. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status, or any other characteristic protected by law.
This is a general description of the Duties, Responsibilities, and Qualifications required for this position. Physical, mental, sensory, or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodations do not pose an undue hardship.
Capgemini is committed to providing reasonable accommodations during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.
Click the following link for more information on your rights as an Applicant
Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process.
Applicants for employment in the US must have valid work authorization that does not now and/or will not in the future require sponsorship of a visa for employment authorization in the US by Capgemini.
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...
-
ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States PDDN Inc Full timeJob Title: ASIC Physical Design EngineerAt PDDN Inc, we are seeking a highly skilled ASIC Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits for our cutting-edge ASICs.Key Responsibilities:Design and implement chip-level floor planning, partitioning,...
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...
-
STA Engineer
4 weeks ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeTransform Lives with AMD TechnologyWe're on a mission to build great products that accelerate next-generation computing experiences. As a STA/Constraints Engineer at AMD, you'll play a critical role in developing FullChip constraints and timing closure. You'll work closely with cross-functional teams to drive innovation and excellence.Key...
-
Senior CAD Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeJoin NVIDIA's Chip Design TeamNVIDIA is a leader in the field of artificial intelligence and computing, and we're looking for talented individuals to join our team as Senior Synthesis Flow CAD Engineers. As a key member of our design team, you'll be responsible for architecting and implementing sophisticated design flows using modern software engineering...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. The ideal candidate will have extensive experience in designing and implementing high-frequency ASICs, with a strong focus on physical design and verification.Key Responsibilities: Chip level floor planning,...
-
Senior STA Engineer
4 weeks ago
Santa Clara, California, United States Futran Tech Solutions Pvt. Ltd. Full timeJob Requirements:As a Senior STA Engineer at Futran Tech Solutions Pvt. Ltd., you will be responsible for leading the synthesis and timing analysis efforts for high-performance, low-power, and low-area based flows. Your expertise in SDC constraints creation and cleanup, as well as pre-layout and post-layout timing analysis using Primetime/Tempus tools, will...
-
Senior ASIC Digital Design Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title:Senior ASIC Physical Design EngineerJob Description:As a Senior ASIC Physical Design Engineer at Capgemini, you will play a critical role in the development of cutting-edge ASICs. Your expertise in physical design will be instrumental in ensuring the successful implementation of complex designs.Key Responsibilities:Chip-level floor planning,...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title:Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing complex ASICs for various industries.Key Responsibilities:Design and implement chip-level floor planning, partitioning, and...
-
Highly Skilled ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at IBA InfoTech. The ideal candidate will have extensive experience in handling block and chip level implementation from netlist to GDSII, with a strong focus on timing closure and physical verification closure.The successful candidate will have hands-on experience in handling...
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States Nvidia Full timeUnlock the Power of High-Frequency ClocksNVIDIA is seeking a talented Senior ASIC Design Engineer to join our team of innovators. As a key member of our Clocks team, you will collaborate with architects, ASIC designers, and verification engineers to design high-frequency clocks for our cutting-edge GPUs and CPUs.Key Responsibilities:Design and develop...
-
Senior Timing Closure Engineer
4 weeks ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeJob SummaryWe are seeking a highly skilled Senior Timing Closure Engineer to join our team at Advanced Micro Devices, Inc. The ideal candidate will have a strong background in physical design, timing analysis, and synthesis, with expertise in developing FullChip constraints and timing closure.Key ResponsibilitiesOwn end-to-end delivery of designs (SOC and...
-
Senior Timing Methodology Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA is a leader in the field of artificial intelligence and high-performance computing, and we are seeking a highly skilled Senior Timing Methodology Engineer to join our team.This role will involve developing and validating flows for PT-STA regression, analysis, and QOR metrics for high-speed designs, as well as collaborating with technology leads, VLSI...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Apple Full timeJob SummaryAs a Senior ASIC Design Engineer at Apple, you will be responsible for designing and developing next-generation System-on-Chip (SOC) architectures. This role requires a strong understanding of digital logic design, high-speed interconnects, and RTL coding. You will work closely with cross-functional teams to define and implement logic IP,...
-
Santa Clara, California, United States Nvidia Full timeJob SummaryNVIDIA is seeking a highly skilled ASIC Design Engineer to join our team and contribute to the development of our leading GPU and SoC products. As a key member of our design team, you will be responsible for designing and implementing complex System-level modules for our GPU and Tegra chips.Key ResponsibilitiesMicro-architecture definition for...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design EngineerWe at IBA InfoTech are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.Job Summary:As a Senior ASIC Physical Design Engineer, you will be responsible for designing and implementing high-speed ASICs using advanced physical design techniques. You will work closely with our team of...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design Engineer Job Description: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at IBA InfoTech. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using advanced EDA tools. Responsibilities: * Design and implement high-performance...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at NVIDIA. As a key member of our dynamic and growing team, you will be responsible for driving next-generation physical design work to achieve best-in-class PPA for high-performance designs, such as NVIDIA's CPUs and GPUs.Key Responsibilities:Drive next-generation physical design...