STA Engineer

19 hours ago

Santa Clara, California, United States Advanced Micro Devices , Inc. Full time
Transform Lives with AMD Technology

We're on a mission to build great products that accelerate next-generation computing experiences. As a STA/Constraints Engineer at AMD, you'll play a critical role in developing FullChip constraints and timing closure. You'll work closely with cross-functional teams to drive innovation and excellence.

Key Responsibilities:
  • Own end-to-end delivery of designs from timing constraints and timing signoff perspective.
  • Collaborate with SOC Architecture team for SOC clocks & STA for statistical timing target goals.
  • Understand clock design requirements and ensure they're correctly set up in SDC.
  • Work with timing methodology teams to understand timing margins on the latest tech nodes.
  • Deliver FCT closure according to project timelines and milestones.
  • Lead the timing ECO phase and plan for on-time project tape out.
  • Collaborate with CAD and EDA vendors to strengthen AMD timing closure and constraints methodology.
  • Responsible for cdc/lint, timing closure, lower power implementation, and netlist quality check with RTL designer and PD team.
Preferred Experience:
  • Experienced PD professional with industry experience in STA, constraints, timing signoff, and physical design.
  • Expert user of industry-standard PD tools like SNPS PT/GCA and ICC2/FC.
  • Good experience and understanding of DFT timing concepts, MBIST, top-level clock implementation, place and route flows, CTS, and route.
  • Good experience with Perl/TCL/Shell/Python scripting and Verilog RTL design.
  • Excellent presentation and inter-communication skills.
  • Experience with Verilog RTL design/implementation and large digital ASIC projects.
  • Experience with physical design and synthesis or physical implementation.
  • Experience with lower power design methodology.
  • Good English skills for talking, presentation, and writing documents.
  • Good communication and strong sense of responsibility, task scheduling, and time management.
Academic Credentials:
  • Bachelor/Master's degree in Micro Electronics/Integrated Circuit Science or related field preferred.

At AMD, your base pay is one part of your total rewards package. You may be eligible for incentives based upon your role, such as an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock and participate in the Employee Stock Purchase Plan. You'll also be eligible for competitive benefits.

AMD is an equal opportunity, inclusive employer and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

  • STA Engineer

    1 month ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    About the RoleWe are seeking a highly skilled STA/Constraints Engineer to join our team at Advanced Micro Devices, Inc. in Santa Clara, California. As a key member of our Physical Design team, you will be responsible for developing Full-Chip constraints and timing closure for our cutting-edge products.Key ResponsibilitiesOwn end-to-end delivery of designs...

  • Senior STA Engineer

    2 days ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job Title: Senior STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled Senior STA Engineer to join our team. As a key member of our Physical Design group, you will be responsible for developing FullChip constraints and timing closure.Responsibilities:Own end-to-end delivery of designs (SOC and Sub-system integration) from timing...

  • CPU CDC/STA Engineer

    21 hours ago

    Santa Clara, California, United States Apple Full time

    Role OverviewAs a CPU CDC/STA Engineer at Apple, you will play a pivotal role in analyzing and driving fixes for our CPUs, while developing and maintaining Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and Static Timing Analysis (STA) constraints and methodology.Key ResponsibilitiesDevelop, improve, and maintain CDC and RDC sign-offs for...

  • CPU CDC/STA Engineer

    15 hours ago

    Santa Clara, California, United States Apple Full time

    Role SummaryAs a CPU CDC/STA Engineer at Apple, you will play a critical role in analyzing and driving fixes for our CPU designs, as well as developing and maintaining our Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and Static Timing Analysis (STA) constraints and methodology.Key ResponsibilitiesDevelop, improve, and maintain CDC and RDC...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...

  • Senior ASIC Synthesis and STA Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerCapgemini Engineering is seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and developing complex ASICs using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAAbout the RoleWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob SummaryWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology...

  • Senior ASIC Synthesis and STA Engineer

    2 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob Summary:We are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...

  • CPU Physical Design Timing Engineer

    3 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    About the RoleAs a CPU Physical Design Timing Engineer at Qualcomm, you will have the opportunity to work on cutting-edge technology nodes and contribute to the development of industry-leading CPU designs. Your primary responsibility will be to define, develop, and drive CPU timing closure for Oryon CPU Cores, working closely with the microarchitecture and...

  • CPU Physical Design Timing Engineer

    4 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    About the RoleIn this exciting opportunity, you will have the chance to work with a talented team of engineers to create innovative CPU designs that push the boundaries of performance, energy efficiency, and scalability.As a CPU Physical Design Timing Engineer, you will be responsible for defining, developing, and driving CPU timing closure for Oryon CPU...

  • Senior Timing Closure Engineer

    4 weeks ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job Title: STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled STA Engineer to join our team. As a STA Engineer, you will play a critical role in developing FullChip constraints and timing closure for our cutting-edge products.Responsibilities:Develop and implement FullChip constraints and timing closure for SOC and Sub-system...

  • Senior Timing Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Unlock the Future of ComputingNVIDIA is a pioneer in the field of computer graphics, parallel computing, and AI. We are seeking a highly skilled Senior Timing Methodology Engineer to join our team and contribute to the development of the world's leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis, and QOR...

  • Senior Timing Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Unlock the Future of ComputingNVIDIA is a pioneer in the field of computing, and we're seeking a talented Senior Timing Methodology Engineer to join our team. As a key member of our team, you will play a critical role in driving sign-off strategies for our leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis,...

  • Senior Timing Closure Engineer

    2 days ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job Title: STA/Constraints EngineerWe are seeking a highly skilled STA/Constraints Engineer to join our team at Advanced Micro Devices, Inc. in Santa Clara, California.About the Role:The STA/Constraints Engineer will be responsible for developing FullChip constraints and timing closure. This role requires close collaboration with Fellows, Principal...

  • Senior Timing Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Unlock the Future of ComputingNVIDIA is a pioneer in the field of computing, and we're seeking a talented Senior Timing Methodology Engineer to join our team. As a key member of our team, you'll play a crucial role in driving sign-off strategies for our leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis, and...

  • Senior Timing Closure Engineer

    3 weeks ago

    Santa Clara, California, United States Advanced Micro Devices , Inc. Full time

    Job Title: STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled STA Engineer to join our team. As a STA Engineer, you will play a critical role in developing FullChip constraints and timing closure.Responsibilities:Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff...

  • Senior ASIC Implementation Engineer

    4 weeks ago

    Santa Clara, California, United States L&T Technology Services Full time

    Job SummaryWe are seeking a highly skilled ASIC Implementation Engineer to join our team at L&T Technology Services. As a key member of our design team, you will be responsible for implementing and verifying complex digital circuits using advanced design tools and methodologies.Key ResponsibilitiesRun Logic/Physical Synthesis using advanced optimization...

  • Senior ASIC Timing Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    About NVIDIANVIDIA is a pioneering technology company that has consistently pushed the boundaries of innovation over the past two decades. Our groundbreaking invention of the GPU in 1999 revolutionized the PC gaming market, redefined modern computer graphics, and transformed parallel computing. More recently, our GPU deep learning technology has ignited the...

  • ASIC Implementation Engineer

    1 month ago

    Santa Clara, California, United States L&T Technology Services Full time

    Job DescriptionWe are seeking a highly skilled ASIC Implementation Engineer to join our team at L&T Technology Services. As a key member of our design team, you will be responsible for implementing and verifying complex digital circuits.Key Responsibilities:Design and Implementation: Run Logic/Physical Synthesis using advanced optimization techniques and...