Senior STA Engineer
2 days ago
At Advanced Micro Devices, Inc., we are seeking a highly skilled Senior STA Engineer to join our team. As a key member of our Physical Design group, you will be responsible for developing FullChip constraints and timing closure.
Responsibilities:- Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
- Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals.
- Understand clock design requirements and ensure they are correctly set up in SDC.
- Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
- Understand design requirements, timelines, and various milestones of a project and deliver FCT closure accordingly.
- Lead the timing ECO phase and plan for on-time project tape out.
- Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
- Responsible for cdc/lint, timing closure, lower power implementation, and netlist quality check with RTL designer and PD team.
- Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing).
- Experienced PD professional with industry experience in STA, constraints, timing signoff, and physical design.
- Expert user of industry-standard PD tools like SNPS PT/GCA (must) and ICC2/FC (desired).
- Good experience and understanding of DFT timing concepts, MBIST, Top level clock implementation, Place and Route flows - floorplanning and placement, CTS and Route.
- Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design.
- Excellent presentation and inter-communication skills.
- Experience with Verilog RTL design/implementation and has experience of large digital ASIC project.
- Experience with physical design is a plus.
- Has Synthesis or physical implement experience.
- Experience with lower power design methodology.
- Good English skills on talking, presentation, and writing documents.
- Good communication and strong sense of responsibility, task scheduling, and time management.
- Bachelor/Masters degree in Micro Electronics/Integrated Circuit Science, or related field preferred.
At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
-
Senior ASIC Synthesis and STA Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...
-
Senior ASIC Synthesis and STA Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerCapgemini Engineering is seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and developing complex ASICs using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...
-
Senior ASIC Synthesis and STA Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAAbout the RoleWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...
-
Senior ASIC Synthesis and STA Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob SummaryWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology...
-
Senior ASIC Synthesis and STA Engineer
2 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob Summary:We are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...
-
STA Engineer
1 month ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeAbout the RoleWe are seeking a highly skilled STA/Constraints Engineer to join our team at Advanced Micro Devices, Inc. in Santa Clara, California. As a key member of our Physical Design team, you will be responsible for developing Full-Chip constraints and timing closure for our cutting-edge products.Key ResponsibilitiesOwn end-to-end delivery of designs...
-
STA Engineer
19 hours ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeTransform Lives with AMD TechnologyWe're on a mission to build great products that accelerate next-generation computing experiences. As a STA/Constraints Engineer at AMD, you'll play a critical role in developing FullChip constraints and timing closure. You'll work closely with cross-functional teams to drive innovation and excellence.Key...
-
CPU CDC/STA Engineer
21 hours ago
Santa Clara, California, United States Apple Full timeRole OverviewAs a CPU CDC/STA Engineer at Apple, you will play a pivotal role in analyzing and driving fixes for our CPUs, while developing and maintaining Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and Static Timing Analysis (STA) constraints and methodology.Key ResponsibilitiesDevelop, improve, and maintain CDC and RDC sign-offs for...
-
CPU CDC/STA Engineer
15 hours ago
Santa Clara, California, United States Apple Full timeRole SummaryAs a CPU CDC/STA Engineer at Apple, you will play a critical role in analyzing and driving fixes for our CPU designs, as well as developing and maintaining our Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and Static Timing Analysis (STA) constraints and methodology.Key ResponsibilitiesDevelop, improve, and maintain CDC and RDC...
-
Senior Timing Methodology Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeUnlock the Future of ComputingNVIDIA is a pioneer in the field of computing, and we're seeking a talented Senior Timing Methodology Engineer to join our team. As a key member of our team, you will play a critical role in driving sign-off strategies for our leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis,...
-
Senior Timing Methodology Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeUnlock the Future of ComputingNVIDIA is a pioneer in the field of computer graphics, parallel computing, and AI. We are seeking a highly skilled Senior Timing Methodology Engineer to join our team and contribute to the development of the world's leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis, and QOR...
-
Senior Timing Methodology Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeUnlock the Future of ComputingNVIDIA is a pioneer in the field of computing, and we're seeking a talented Senior Timing Methodology Engineer to join our team. As a key member of our team, you'll play a crucial role in driving sign-off strategies for our leading GPUs and SoCs.Key Responsibilities:Develop and validate flows for PT-STA regression, analysis, and...
-
Senior Timing Closure Engineer
2 weeks ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeJob Title: Senior Timing Closure EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled Senior Timing Closure Engineer to join our team. As a key member of our Physical Design group, you will be responsible for developing and implementing Full-Chip constraints and timing closure solutions for our cutting-edge SOC designs.Key...
-
Senior Digital Design Engineer
20 hours ago
Santa Clara, California, United States Ethan Alexander Group Full timeJob OverviewWe are seeking a highly skilled Senior Digital Design Engineer to join our team at the Ethan Alexander Group. As a key member of our design team, you will be responsible for developing and implementing digital logic designs for our cutting-edge products.Key ResponsibilitiesDevelop micro-architecture specifications for logic circuits from product...
-
Senior Timing Closure Engineer
4 weeks ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeJob Title: STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled STA Engineer to join our team. As a STA Engineer, you will play a critical role in developing FullChip constraints and timing closure for our cutting-edge products.Responsibilities:Develop and implement FullChip constraints and timing closure for SOC and Sub-system...
-
Senior Timing Closure Engineer
2 days ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeJob Title: STA/Constraints EngineerWe are seeking a highly skilled STA/Constraints Engineer to join our team at Advanced Micro Devices, Inc. in Santa Clara, California.About the Role:The STA/Constraints Engineer will be responsible for developing FullChip constraints and timing closure. This role requires close collaboration with Fellows, Principal...
-
Senior Timing Closure Engineer
3 weeks ago
Santa Clara, California, United States Advanced Micro Devices , Inc. Full timeJob Title: STA EngineerAt Advanced Micro Devices, Inc., we are seeking a highly skilled STA Engineer to join our team. As a STA Engineer, you will play a critical role in developing FullChip constraints and timing closure.Responsibilities:Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Nvidia Full timeDrive Innovation in Timing ClosureNVIDIA is a leader in the technology industry, and we're looking for a talented Senior ASIC Physical Design Timing Engineer to join our team. As a key member of our Physical Design team, you will play a critical role in driving timing closure work for DFT logic in our GPUs, CPUs, and SOCs.Key Responsibilities:Drive timing...
-
Senior Physical Design Engineer
4 weeks ago
Santa Clara, California, United States ACL Digital Full timeJob Title: Senior Physical Design EngineerWe are seeking a highly skilled Senior Physical Design Engineer to join our team at ACL Digital. As a key member of our Design Services organization, you will be responsible for delivering high-quality SOC Physical Design implementation solutions to our customers.Key Responsibilities:Design and implement SOC Physical...
-
Senior DFT Engineer
1 day ago
Santa Clara, California, United States Nvidia Full timeUnlock the Power of Innovation at NVIDIANVIDIA is a pioneer in the field of computer graphics, gaming, and artificial intelligence. Our company has a rich history of innovation, and we're looking for talented engineers to join our team.About the RoleWe're seeking a Senior DFT Engineer to join our Design-for-Test Engineering team. As a key member of our team,...
