IP Design Verification Engineer

2 hours ago

San Jose, California, United States Intel Full time
Job Details:

Job Description:

Intel is seeking a skilled logic validation engineer to join the Foundational Security team (FST) and contribute to the development of scalable IP designs.

The ideal candidate will be responsible for validating new IP roadmap features, ensuring the quality of design, and developing test-plans, verification environment, and driving delivery to SoC.

As a member of the team, the candidate will work closely with other verification engineers, RTL design engineers, micro-architects, and other team members to determine the proper implementation strategy for new designs.

The successful candidate will have the opportunity to learn and contribute towards making Intel Hardware more secure.


Key responsibilities include:

  • Validating new IP roadmap features
  • Ensuring the quality of design
  • Developing test-plans, verification environment, and driving delivery to SoC
  • Collaborating with other verification engineers, RTL design engineers, micro-architects, and other team members


Requirements:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent
  • 0-2 years of relevant logic design/pre-silicon verification experience with multiple project cycles
  • Advanced English level
  • Costa Rican unrestricted work permit


Preferred Qualifications:
RTL model build
Power-aware simulation
Coverage-based random constraint simulation
Capable in developing testplans, tests and verification environment based on High Level Architecture specifications.
Power management, IOSF, AHB, PCI express or any industry standard BUS protocol experience a plus
OVM / UVM
Scripting (Python/Perl/Shell)
Interactive debugger


Job Type:

Experienced Hire Shift:
Shift 1 (Costa Rica)

Primary Location:
Costa Rica,

San Jose Additional Locations:

Business group: In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products.

From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations.

DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams.

As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.


Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

In certain circumstances the work model may change to accommodate business needs.

  • IP Design Verification Specialist

    2 weeks ago

    San Jose, California, United States Intel Full time

    Job Description:The Foundational Security team at Intel is seeking a skilled logic validation engineer to work on a scalable IP design. As a member of this team, you will be responsible for validating new IP roadmap features and driving scalable IP development. Your expertise will be crucial in ensuring the quality of design and developing test-plans,...

  • System IP Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Samsung Electronics Full time

    Job DescriptionSamsung Electronics is seeking a highly skilled System IP Design Verification Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and verifying complex digital systems.Key Responsibilities:Design and verify digital systems using advanced verification techniquesCollaborate with...

  • Principal Product Engineer

    3 weeks ago

    San Jose, California, United States Cadence Design Systems Full time

    About Cadence Design SystemsCadence is a leading provider of electronic design automation (EDA) software and intellectual property (IP) solutions. Our company applies its Intelligent System Design strategy to deliver software, hardware, and IP that turn design concepts into reality.The Cadence AdvantageWe offer a unique work environment that encourages...

  • FPGA Soft IP Design Verification Lead Engineer

    3 days ago

    San Jose, California, United States Intel Full time

    Job DescriptionAs a Lead Verification Engineer for FPGA IPs at Intel, you will be responsible for carrying out design validation for Intel's next-generation IP's across the Intel FPGA IP product portfolios. The charter of the IP verification and validation team is to verify and validate the IP for robust functionality from functional simulation and FPGA...

  • FPGA Soft IP Design Verification Lead Engineer

    2 hours ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn the context of Intel's Programmable Solutions Group (PSG), this position plays a crucial role in the development of high-speed protocol IP portfolios. As a Lead Engineer for FPGA Soft IP Design Verification, you will be responsible for carrying out design validation for Intel's next-generation IP's across the FPGA IP product portfolios.Key...

  • FPGA Soft IP Design Verification Lead Engineer

    2 weeks ago

    San Jose, California, United States Intel Full time

    Job DescriptionAs a key member of the Intel Programmable Solutions Group, we are seeking a highly skilled FPGA Soft IP Design Verification Lead Engineer to join our team. This role will be responsible for leading the design verification and validation of Intel's next-generation IPs across the FPGA IP product portfolios.The successful candidate will have a...

  • FPGA Soft IP Design Verification Lead Engineer

    2 weeks ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn the context of Intel's Programmable Solutions Group, this position plays a critical role in the development of high-speed protocol IP portfolios. As a Lead DV Engineer, you will be responsible for carrying out design validation for Intel's next-generation IP's across the FPGA IP product portfolios.Key Responsibilities:Create comprehensive...

  • Senior Applications Engineer – DDR Design IP

    2 weeks ago

    San Jose, California, United States Cadence Design Systems Full time

    Unlock Your Potential as a Senior Applications EngineerCadence Design Systems is seeking a highly skilled Senior Applications Engineer to join our team. As a key member of our Memory IP team, you will play a critical role in developing and delivering industry-leading DDR Design IP solutions.As a Senior Applications Engineer, you will be responsible for...

  • Design Verification Engineer

    3 weeks ago

    San Diego, California, United States Apple Full time

    Job SummaryApple is seeking a highly skilled Design Verification Engineer to join our team. As a Design Verification Engineer, you will be responsible for ensuring the quality and reliability of our SoC/IP designs.Key ResponsibilitiesDevelop detailed test and coverage plans based on the micro-architecture.Develop verification methodology suitable for the IP,...

  • Design Verification Engineer

    2 weeks ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job SummaryWe're looking for a highly experienced Verification Engineer to lead the design verification strategy for complex System IP...

  • FPGA Soft IP Design Verification Lead Engineer

    1 week ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn the realm of FPGA technology, Intel is seeking a highly skilled professional to lead the design verification process for its Soft IP solutions. As a key member of the Programmable Solutions Group, this role will play a crucial part in ensuring the quality and reliability of our FPGA IP products.Key Responsibilities:Develop comprehensive...

  • IP Design Engineer

    1 week ago

    San Jose, California, United States AMD Full time

    The RoleWe are seeking a highly skilled IP Design Engineer to join our team at AMD. As an IP Design Engineer, you will be responsible for designing and developing state-of-the-art IPs for next-generation FPGAs.Key ResponsibilitiesDesign and develop complex IPs for FPGAsWork with architecture, marketing, and support teams to define IP requirementsCollaborate...

  • Design Verification Engineer

    2 weeks ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job SummaryWe're looking for a highly experienced verification engineer to lead the development of functional verification strategies for...

  • Senior UVM Design Verification Engineer

    4 days ago

    San Jose, California, United States AMD Full time

    The RoleWe are seeking a highly skilled and motivated Design Verification Engineer to join our team at AMD. As a key member of our Verification Engineering team, you will be responsible for developing and maintaining tests for functional verification and performance verification at the IP level.The PersonYou will be a team player with excellent communication...

  • Design Verification Engineer

    1 week ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job Summary:We're looking for a highly experienced Design Verification Engineer to lead the functional verification strategy of complex...

  • Lead Design Verification Engineer

    4 weeks ago

    San Jose, California, United States Sql Pager LLC Full time

    Job Title: Lead Design Verification EngineerJob Summary:We are seeking a highly skilled Lead Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our engineering team, you will be responsible for leading the design verification efforts on complex semiconductor products.Key Responsibilities:Lead the verification efforts on PCIe...

  • IP Design Verification Engineer

    2 weeks ago

    San Jose, California, United States CV Library Full time

    About the TeamThis team is at the forefront of technological innovation, specializing in the design, development, and production of CPUs for our data center servers.Leveraging a team of highly skilled engineers, researchers, and experts, the unit focuses on creating high-performance, energy-efficient, and reliable chips that power a wide range of electronic...

  • IP Design Verification Engineer

    1 week ago

    San Jose, California, United States CV Library Full time

    About the TeamThis team is at the forefront of technological innovation, specializing in the design, development, and production of CPUs for our data center servers.Leveraging a team of highly skilled engineers, researchers, and experts, the unit focuses on creating high-performance, energy-efficient, and reliable chips that power a wide range of electronic...

  • Senior Principal Design Engineer

    7 days ago

    San Jose, California, United States Cadence Design Systems Full time

    Job Title: Senior Principal Design EngineerCadence Design Systems is seeking an experienced Senior Principal Design Engineer to join our Compute Systems Group (CSG). As a key member of our team, you will be responsible for integrating and supporting Cadence IP products in system reference designs.Responsibilities:Integrate and validate reference designs...

  • Senior ASIC Design Verification Engineer

    2 days ago

    San Jose, California, United States Mirafra Technologies Full time

    Design Verification/ Responsibilities:We are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at Mirafra Technologies.Develop and implement verification methodologies and testbenches for digital and mixed-signal blocks.Test plan, coverage analysis, and closure for parallel link and SerDes IP blocks and on-chip...