ASIC Engineer, Design Verification

2 days ago


Sunnyvale, United States Meta  Full time

ASIC Engineer, Design Verification


Sunnyvale, CA | Austin, TX | Menlo Park, CA

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.

As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification.
Develop functional tests based on verification test plan.
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
5+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
Track record of 'first-pass success' in ASIC development cycles.
5+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.
Preferred Qualifications
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
Experience in development of UVM based verification environments from scratch.
Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
Experience with revision control systems like Mercurial(Hg), Git or SVN.
Experience with verification of ARM/RISC-V based sub-systems or SoCs.
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, HBM, Ethernet.
Experience working across and building relationships with cross-functional design, model and emulation teams.



  • Sunnyvale, California, United States Meta Full time

    ASIC Engineer, Design VerificationSunnyvale, CA | Austin, TX | Menlo Park, CAMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a...


  • Sunnyvale, United States META Full time

    Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...


  • Sunnyvale, United States Maxonic Full time

    Maxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...


  • Sunnyvale, United States Maxonic Full time

    Maxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...


  • Sunnyvale, United States META Full time

    Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...


  • Sunnyvale, United States META Full time

    Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...


  • Sunnyvale, United States Meta Inc Full time

    Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...


  • Sunnyvale, California, United States META Full time

    The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...


  • Sunnyvale, California, United States META Full time

    Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...


  • Sunnyvale, United States Meta Inc Full time

    Summary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...


  • Sunnyvale, California, United States Meta Inc Full time

    Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Required Skills:ASIC Engineering Manager, Design Verification Responsibilities:Manage an...


  • Sunnyvale, United States Diverse Lynx Full time

    Role ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...


  • Sunnyvale, United States Diverse Lynx Full time

    Role ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...


  • Sunnyvale, United States META Full time

    **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...


  • Sunnyvale, United States Sql Pager LLC Full time

    ASIC Design Verification EngineerClient OverviewOur client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...

  • ASIC Engineer, Design

    4 weeks ago


    Sunnyvale, United States Facebook Full time

    Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...

  • ASIC Engineer, Design

    4 weeks ago


    Sunnyvale, California, United States Facebook Full time

    Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...


  • Sunnyvale, United States Sql Pager LLC Full time

    Job Responsibilities •To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture •Participating in Architecture definition and modeling, micro-architecture review. •Developing the verification and emulation environment, chip and block level test plan, post-silicon bring-up scripts and plan. •Collaborate...

  • ASIC Engineer

    4 days ago


    Sunnyvale, United States Juniper Networks Full time

    ENGINEERING- Juniper Networks in Sunnyvale, CA seeks ASIC Engineer: Define, architect, code, and deliver complex digital designs and verification suites/tests for ASICs. Develop block level verification environment using Universal Verification Methodology (UVM) and System Verilog. Part-time tel...

  • ASIC Engineer

    2 weeks ago


    Sunnyvale, United States Juniper Networks Full time

    ENGINEERING- Juniper Networks in Sunnyvale, CA seeks ASIC Engineer: Define, architect, code, and deliver complex digital designs and verification suites/tests for ASICs. Develop block level verification environment using Universal Verification Methodology (UVM) and System Verilog. Part-time telecommuting allowed. $184,000/yr. - $211,200/yr. Email res (must...