Current jobs related to ASIC Engineer, Design Verification - Sunnyvale - META

  • ASIC Design Verification Engineer

    1 month ago

    Sunnyvale, United States META Full time

    Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...

  • ASIC Engineer, Design Verification

    2 weeks ago

    Sunnyvale, United States META Full time

    ASIC Engineer, Design Verification Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • ASIC Design Verification Engineer

    3 weeks ago

    Sunnyvale, United States META Full time

    ASIC Design Verification Engineer Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • Senior ASIC Design Verification Engineer

    22 hours ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock Your Potential as an ASIC Verification Engineer at Juniper NetworksAre you a skilled ASIC verification engineer looking for a challenging role in a fast-paced environment? Do you have a passion for delivering high-quality verification solutions for complex systems? If so, we have an exciting opportunity for you to join our team at Juniper...

  • Senior ASIC Design Verification Engineer

    1 week ago

    Sunnyvale, California, United States L&T Technology Services Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at L&T Technology Services. As a key member of our Design Verification team, you will be responsible for defining and implementing IP/SoC verification plans, building verification test benches, and driving Design Verification to closure.Key...

  • ASIC Engineer, Design Verification

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Engineer, Design Verification

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • Senior ASIC Verification Engineer

    4 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock the Future of NetworkingJuniper Networks is a leading provider of innovative network solutions, and we're seeking a talented ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a key member of our team, you'll play a crucial role in verifying next-generation ASICs for our high-speed routers, switches, and...

  • Senior ASIC Design Engineer

    7 hours ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job Title: Senior ASIC Engineer Sr StaffWe are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a key member of our Silicon Systems Technology Group (SST), you will be responsible for delivering high-speed ASICs for large, complex systems.Responsibilities:Architect and develop block-level verification environments for...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesDevelop and implement advanced ASIC...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our Hardware Compute Group at Amazon. As a key member of our team, you will be responsible for designing and developing hardware accelerator IP to be deployed in a range of Amazon devices.Key ResponsibilitiesDesign and develop hardware accelerator IP in Verilog HDL, working...

  • ASIC Engineer, Design

    2 weeks ago

    Sunnyvale, United States META Full time

    ASIC Engineer, Design Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge machine learning ASICs, capable of world class Inference and Training performance. We are looking for talented individuals with deep experience that span...

  • Senior ASIC Design Engineer

    14 hours ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key ResponsibilitiesExplore and develop innovative ASIC...

  • Senior Design Verification Engineer

    10 hours ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...

  • Senior ASIC Design Engineer

    2 days ago

    Sunnyvale, California, United States META Full time

    Job DescriptionMeta is seeking a talented ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesExplore and develop complex SoC and IP architecturesDevelop...

  • Senior Principal ASIC Design Engineer

    1 day ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...

  • Senior ASIC Design Engineer

    5 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job DescriptionFortinet is seeking a highly skilled ASIC Designer to join our R&D team. This role involves working on cutting-edge high-performance ASIC design from specification to RTL implementation. The successful candidate will have direct involvement in designing complex and innovative technologies.Key ResponsibilitiesDevelop network processing...

  • Senior Principal ASIC Design Engineer

    3 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job SummaryWe are seeking a highly skilled Senior Principal ASIC Design Engineer to join our team at Fortinet. As a key member of our ASIC design team, you will play a principal role in developing next-generation SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design methodology.Key...

  • Principal ASIC Design Engineer

    3 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job SummaryFortinet is seeking a highly skilled ASIC Designer to join our R&D team. This role involves working on cutting-edge high-performance ASIC design from specification to RTL implementation. The successful candidate will have direct involvement in designing complex and innovative technologies.Key ResponsibilitiesDevelop network processing ASIC/FPGA...

  • Senior Principal ASIC Design Engineer

    4 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job SummaryWe are seeking a highly skilled Senior Principal ASIC Design Engineer to join our team at Fortinet. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design methodology.Key ResponsibilitiesLead...

ASIC Engineer, Design Verification

4 months ago

Sunnyvale, United States META Full time

Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success. Required Skills: ASIC Engineer, Design Verification Responsibilities: Lead the DV effort of complex Compute/Networking IP’s, from start to finish Define and implement complex Compute/Networking IP verification plans, architect & build reusable test benches, coordinate technical work across multiple sub-blocks Work closely with the design, performance/modeling and emulation teams to identify/define microarchitecture performance KPIs, setup testbenches to achieve the desired goals Contribute to the development of CPU ISA test generation tools Collaborate with the team to build comprehensive & reusable checking methodology for CPU/GPU like IP (instruction accurate models, memory consistency & coherence models etc.) Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Develop and drive continuous Design Verification improvements Minimum Qualifications: Minimum Qualifications: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Proven background in Computer Architecture, memory & cache coherency, data consistency, CPU fetch/decode/load-store/cache blocks or networking pipeline 15+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification Experience in complex CPU/GPU/Networking verification, proven track record of 'first-pass success in similar environments Experience with verification techniques beyond simulation - like assertions, formal, emulation and software-driven verification Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience in architecting and implementing Design Verification infrastructure Preferred Qualifications: Preferred Qualifications: Experience with verification of ARM/RISC-V based CPUs, GPUs and subsystems used for general purpose compute Experience with Design verification of Data-center applications for AI/ML or Networking Experience in development of UVM based verification environments from scratch Experience with revision control systems like Mercurial(Hg), Git or SVN Experience working across and building relationships with cross-functional design, model and emulation teams Public Compensation: $212,000/year to $291,000/year + bonus + equity + benefits Industry: Internet Equal Opportunity: Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment. Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.