Current jobs related to ASIC Engineer, Design Verification - Sunnyvale, California - Meta

  • ASIC Design Verification Engineer

    4 days ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in building innovative ASIC solutions for our data center applications.Responsibilities:Develop functional tests based on verification test...

  • ASIC Design Verification Engineer

    2 days ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...

  • Senior ASIC Design Verification Engineer

    6 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock Your Potential as an ASIC Verification Engineer at Juniper NetworksAre you a skilled ASIC verification engineer looking for a challenging role in a fast-paced environment? Do you have a passion for delivering high-quality verification solutions for complex systems? If so, we have an exciting opportunity for you to join our team at Juniper...

  • Senior ASIC Design Verification Engineer

    1 day ago

    Sunnyvale, California, United States L&T Technology Services Full time

    Job DescriptionWe are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at L&T Technology Services. As a key member of our design verification team, you will be responsible for defining and implementing IP/SoC verification plans, building verification test benches, and driving design verification to...

  • ASIC Design Verification Engineer

    9 hours ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking an experienced ASIC Emulation Engineer to join our Infrastructure organization. As an ASIC Emulation Engineer, you will be responsible for developing and delivering emulation testbenches, models, and tools to support the development of System on Chip (SoC) and IP for data center applications.Key ResponsibilitiesDevelop emulation...

  • Senior ASIC Design Verification Engineer

    2 weeks ago

    Sunnyvale, California, United States L&T Technology Services Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at L&T Technology Services. As a key member of our Design Verification team, you will be responsible for defining and implementing IP/SoC verification plans, building verification test benches, and driving Design Verification to closure.Key...

  • ASIC Design Verification Engineer

    5 days ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled ASIC Design Verification Engineer to join our Infrastructure organization at Meta. As a key member of our team, you will be responsible for developing and implementing IP and System On Chip (SoC) verification plans, building verification test benches, and driving design verification to closure.Key...

  • Senior ASIC Verification Engineer

    1 week ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock the Future of NetworkingJuniper Networks is a leading provider of innovative network solutions, and we're seeking a talented ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a key member of our team, you'll play a crucial role in verifying next-generation ASICs for our high-speed routers, switches, and...

  • Senior ASIC Verification Engineer

    4 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock the Future of NetworkingJuniper Networks is a leading provider of advanced routers and switches for the internet. We're committed to excellence and strive to achieve it through employee motivation, training, and teamwork within a collaborative and innovative culture.Join Our Team of VisionariesWe're seeking a talented ASIC Verification Engineer to...

  • Senior ASIC Verification Engineer

    2 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job DescriptionJuniper Networks is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use.About the RoleWe are seeking a skilled ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a member of our team, you will be responsible for...

  • Senior ASIC Design Engineer

    23 hours ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Juniper Networks. As a key member of our team, you will be responsible for designing and verifying high-speed ASICs for large, complex systems.Responsibilities:Design and develop block-level verification environments for sub-systems and...

  • ASIC Design Engineer

    23 hours ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key ResponsibilitiesDevelop and implement advanced ASIC...

  • Principal ASIC Design Engineer

    24 hours ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Principal ASIC Design EngineerFortinet is seeking a highly skilled Principal ASIC Design Engineer to join our R&D team. This role involves designing cutting-edge high-performance ASICs from specification to RTL implementation.Key Responsibilities:Develop network processing ASIC/FPGA architecture and microarchitecture specificationDesign...

  • Senior ASIC Design Engineer

    8 hours ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing advanced ASICs for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesDevelop and implement ASIC architecture and design...

  • Senior ASIC Design Engineer

    5 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job Title: Senior ASIC Engineer Sr StaffWe are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a key member of our Silicon Systems Technology Group (SST), you will be responsible for delivering high-speed ASICs for large, complex systems.Responsibilities:Architect and develop block-level verification environments for...

  • ASIC Verification Manager

    23 hours ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job SummaryWe are seeking a highly skilled ASIC Verification Lead to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing and leading the verification and emulation environment for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesCollaborate with design,...

  • Senior ASIC Design Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesDevelop and implement advanced ASIC...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our Hardware Compute Group at Amazon. As a key member of our team, you will be responsible for designing and developing hardware accelerator IP to be deployed in a range of Amazon devices.Key ResponsibilitiesDesign and develop hardware accelerator IP in Verilog HDL, working...

  • Senior Principal ASIC Design Engineer

    4 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...

  • Senior ASIC Design Engineer

    5 days ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key ResponsibilitiesExplore and develop innovative ASIC...

ASIC Engineer, Design Verification

3 months ago

Sunnyvale, California, United States Meta Full time
ASIC Engineer, Design Verification

Sunnyvale, CA | Austin, TX | Menlo Park, CA

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.

We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.


As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta's data center applications.

You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.

Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design.

The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

ASIC Engineer, Design Verification Responsibilities
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification.
Develop functional tests based on verification test plan.
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
5+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
Track record of 'first-pass success' in ASIC development cycles.
5+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.
Preferred Qualifications
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
Experience in development of UVM based verification environments from scratch.
Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
Experience with revision control systems like Mercurial(Hg), Git or SVN.
Experience with verification of ARM/RISC-V based sub-systems or SoCs.
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, HBM, Ethernet.
Experience working across and building relationships with cross-functional design, model and emulation teams.