![META](https://contents.bebee.com/companies/us/meta/avatar-IxRnf.png)
ASIC Engineer, Design Verification
7 days ago
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.
We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.
As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data center applications.
You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.
Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design.
The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
Main Responsibilities:
- Define and implement block/IP/SoC verification plans
- Build verification test benches to enable block/IP/sub-system/SoC level verification
- Develop functional tests based on verification test plan
- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
- Debug, root-cause and resolve functional failures in the design, partnering with the Design team
- Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
Minimum Qualifications:
- Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 3+ years hands-on experience in SystemVerilog/UVM methodology or C/C++ based verification
- Track record of 'first-pass success' in ASIC development cycles
- 3+ years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
- Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
- Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications:
- Experience in development of UVM based verification environments from scratch
- Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
- Experience with revision control systems like Mercurial(Hg), Git or SVN
- Experience with verification of ARM/RISC-V based sub-systems or SoCs
- Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet
Meta Overview:
Meta is committed to shaping a future that goes beyond current digital connections, aiming for immersive experiences in social technology.
Choose to build your career with Meta and be part of creating a future beyond digital constraints.
Compensation:
$95,400/year to $166,000/year + bonus + equity + benefits
Please note: Compensation details listed in this posting reflect the base salary only, and do not include bonus, equity, or sales incentives, if applicable. Meta offers benefits in addition to the base salary.
Equal Employment Opportunity:
Meta is an Equal Employment Opportunity and Affirmative Action employer, committed to a diverse and inclusive workplace.
Accommodations:
Meta provides reasonable accommodations for qualified individuals, ensuring a fair recruitment process for all candidates.
If you require assistance or accommodations, please contact us.
-
Sunnyvale, California, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
Sunnyvale, California, United States Meta Inc Full timeSummary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Required Skills:ASIC Engineering Manager, Design Verification Responsibilities:Manage an...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, California, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
-
ASIC Digital Design, Staff Engineer
7 days ago
Sunnyvale, California, United States Synopsys Full timeJoin Our Team as a Staff ASIC Design Verification Engineer at SynopsysOur digital interface IP group at Synopsys is at the forefront of innovating and developing cutting-edge IP solutions that drive the evolution of design processes worldwide. Currently, we are seeking a skilled ASIC Digital Design Verification Engineer to join our dynamic team in Mountain...
-
Design Verification Engineer
1 week ago
Sunnyvale, California, United States META Full timeReality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our...
-
ASIC Engineer, Implementation
1 week ago
Sunnyvale, California, United States META Full timeMeta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer, Implementation...
-
ASIC Engineer, Power
1 week ago
Sunnyvale, California, United States META Full timeSummary:Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
Design Verification Engineers
7 days ago
Sunnyvale, California, United States Tachyum Full timeWe are looking for talented Verification Engineers to expand our International Design Verification team. Qualifications Bachelor's or Master's in Electrical or Computer Science 4 years of Design Verification experience Very good understanding of Design Verification goals and challenges Ability to adapt to a start-up fast paced dynamic environment Excellent...
-
Senior Verification engineer
1 week ago
Sunnyvale, California, United States TWO95 International Full timeHi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open Skills: UVM and System Verilog Requirement: 5+ or more years of proven experience on ASIC / SoC / IP Verification. Strong experience in SystemVerilog and UVM verification methodologies Proficiency in Object Oriented programming, computer...
-
Senior Verification engineer
7 days ago
Sunnyvale, California, United States TWO95 International Full timeAre you ready to take your career to the next level? Find out if you have what it takes by checking out the details below:Job Title: Lead / Senior Verification EngineerCompany: ConfidentialLocation: San Jose, CA / Santa Clara, CADuration: Long-term contract (6+ Months)Experience Level: 5+ years in ASIC / SoC / IP VerificationSkills Required: Proven...
-
Sunnyvale, California, United States Meta Inc Full timeSummary:Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map...
-
Sunnyvale, California, United States Amazon Full timeAs a Design Verification Engineer at Amazon, you will be part of an advanced engineering and research team that is building world class hardware for devices.The ideal candidate should have experience with RTL development environments, fluency in modern hardware description languages and verification methodologies. They should have experience verifying...
-
Design Verification Engineer
7 days ago
Sunnyvale, California, United States Cynet Systems Full timeJob Description: Pay Range: $100hr - $130hr Responsibilities: Responsibilities includes starting from test planning to closing verification using coverage metrics. Involves test bench development from scratch or modification to existing test bench infrastructure for verifying new features. Work closely with the design team to review specifications and...
-
Wireless SoC Low Power Design Engineer
1 week ago
Sunnyvale, California, United States Apple Full timeWireless SoC Low Power Design Engineer Sunnyvale,California,United States Hardware Come join Apples growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the...
-
Senior Design Verification Engineer
2 months ago
Sunnyvale, California, United States Intuitive Surgical Full timeJob DescriptionPrimary Function of Position: Verification of FPGA's on daVinci systems for RTL functional correctnessRoles & Responsibilities:Starting from testplanning to closing verification using coverage metricsTestbench development from scratch and modifying existing testbench infrastructure to verify new featuresWorking closely with the design team to...
-
Formal Verification Engineer
7 days ago
Sunnyvale, California, United States NR Consulting Full timePosition:Formal Verification Engineer Location:Sunnyvale, CA Type of Employment:Contract Knowledge of Formal verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etc 5+ years of experience in Formal VerificationDemonstrated comprehension of formal verification techniques, methods to reduce complexity, and...
-
Staff Software Verification Engineer
1 month ago
Sunnyvale, California, United States Danaher Full timeAt Cepheid, we are passionate about improving health care through fast, accurate diagnostic testing. Our mission drives us, every moment of every day, as we develop scalable, groundbreaking solutions to solve the world's most complex health challenges. Our associates are involved in every stage of molecular diagnostics, from ideation to development and...
-
Staff Software Verification Engineer
3 weeks ago
Sunnyvale, California, United States Danaher Full timeAt Cepheid, we are passionate about improving health care through fast, accurate diagnostic testing. Our mission drives us, every moment of every day, as we develop scalable, groundbreaking solutions to solve the world's most complex health challenges. Our associates are involved in every stage of molecular diagnostics, from ideation to development and...
-
Software Verification Engineer II
7 days ago
Sunnyvale, California, United States DivIHN Integration Inc Full timeJob DescriptionJob DescriptionFor further inquiries regarding the following opportunity, please contact one of our Talent SpecialistsLavanya | Title: Software Verification Engineer IILocation: Sunnyvale, CADuration: 6 MonthsStart Time (AM/PM) : 8:30 amEnd Time (AM/PM) : 5:00 pmDescription: This position is non-exempt. Hours over 40 will be paid at Time and a...
-
Hardware Engineer
7 days ago
Sunnyvale, California, United States PRI Global Full timeExperience in writing silicon IP reference models using C++ Understanding SoC and ASIC design flow Duties: Develop C++ reference models for computer vision and audio IPs Working with IP architect and RTL DV teams to use the model as golden for design verification Must Have: 3+ years of experience in C++ and familiarity with SystemC Ability to write,...