ASIC Design Verification Engineer
2 weeks ago
Client OverviewOur client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come.
Low Latency has become the key enabler for their industry and other real-time application and the current industry' state-of-the art is just not up to the task. Client has been developing its Neural Net Engines accelerators, optimizing it for Latency and achieving the best LPPA (Latency, Performance, Power, Area) in the field. We are now building the corresponding SoC, to deliver unrivaled products to mission-critical and real-time applications.
This is a fast-paced, intellectually challenging position, and you will work with a talented team driven by innovation and excellency. You'll have relentlessly high standards for yourself and everyone you work with, and you'll be constantly looking for ways to improve our products' performance, quality and cost.
We're changing the meaning of low latency and we want individuals ready to rise up to the challenge and take the industry by storm.
Job ResponsibilitiesArchitect and build an SoC-level and unit-level UVM verification environment.
Collaborate with Architecture and Design teams to verify the SoC features according to the chip use scenario.
Construct the chip level test plans, develop either directed or constrained random test vectors for closing the target coverage.
Participate evaluating and selecting third-party VIPs and integrate them into the test bench.
Debug test failures by collaborating with stakeholders to identify the root cause of the issues.
Develop and maintain the daily and weekly regressions.
Required SkillsA minimum of 10+years (Principal) / 7+ years (Senior Staff) / 5+ years (Staff) of design verification experience with 1+ years of leader role (for Lead position).
Must possess prior experience in developing a complete chip-level UVM test bench from scratch (for principal / Lead role).
Expert in coverage driven System verilog UVM with DPI-C, including UVM runtime phases (for Lead/Principal role).
Proficient in programming in C/C++, python and/or scripting language.
Prior experience in ASIC design verification.
In-depth knowledge in bus fabrics; NoC, AMBA etc in multi-CPU environment.
Nice to havePrior experience in verifying instruction driven designs like CPUs and GPGPUs.
Understanding of chip security, cold/warm boot sequences.
Experiences using SERDES based high speed interfaces, i.e. MIPI, PCIe and USB.
FPGA prototyping experience.
Knowledge in ISO-26262 ASIL compliances.
EducationBSEE/BSCE required
Master in Science preferred.
Featured benefits
- Medical insurance
- Vision insurance
- Dental insurance
- 401(k)
-
ASIC Engineer, Design Verification
1 week ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
ASIC Engineer, Design Verification
1 month ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
3 weeks ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
3 weeks ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineer, Design Verification
1 month ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineer, Design Verification
3 weeks ago
Sunnyvale, United States Meta Inc Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineering Manager, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
Sunnyvale, California, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineer, Design Verification
7 days ago
Sunnyvale, California, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization.We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
ASIC Engineering Manager, Design Verification
2 months ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineering Manager, Design Verification
3 weeks ago
Sunnyvale, United States Meta Inc Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
ASIC Engineer, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
Sunnyvale, California, United States Meta Inc Full timeSummary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Required Skills:ASIC Engineering Manager, Design Verification Responsibilities:Manage an...
-
ASIC Engineering Manager, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
ASIC Formal Verification Engineer
4 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level Work...
-
ASIC Formal Verification Engineer
2 months ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...
-
ASIC Formal Verification Engineer
3 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, California, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
-
ASIC Verification Lead
2 months ago
Sunnyvale, United States Sql Pager LLC Full timeJob Responsibilities •To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture •Participating in Architecture definition and modeling, micro-architecture review. •Developing the verification and emulation environment, chip and block level test plan, post-silicon bring-up scripts and plan. •Collaborate...
