ASIC Engineer, Design Verification
3 weeks ago
Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success. Required Skills: ASIC Engineer, Design Verification Responsibilities: Lead the DV effort of complex Compute/Networking IP’s, from start to finish Define and implement complex Compute/Networking IP verification plans, architect & build reusable test benches, coordinate technical work across multiple sub-blocks Work closely with the design, performance/modeling and emulation teams to identify/define microarchitecture performance KPIs, setup testbenches to achieve the desired goals Contribute to the development of CPU ISA test generation tools Collaborate with the team to build comprehensive & reusable checking methodology for CPU/GPU like IP (instruction accurate models, memory consistency & coherence models etc.) Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Develop and drive continuous Design Verification improvements Minimum Qualifications: Minimum Qualifications: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Proven background in Computer Architecture, memory & cache coherency, data consistency, CPU fetch/decode/load-store/cache blocks or networking pipeline 15+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification Experience in complex CPU/GPU/Networking verification, proven track record of 'first-pass success in similar environments Experience with verification techniques beyond simulation - like assertions, formal, emulation and software-driven verification Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience in architecting and implementing Design Verification infrastructure Preferred Qualifications: Preferred Qualifications: Experience with verification of ARM/RISC-V based CPUs, GPUs and subsystems used for general purpose compute Experience with Design verification of Data-center applications for AI/ML or Networking Experience in development of UVM based verification environments from scratch Experience with revision control systems like Mercurial(Hg), Git or SVN Experience working across and building relationships with cross-functional design, model and emulation teams Public Compensation: $212,000/year to $291,000/year + bonus + equity + benefits Industry: Internet Equal Opportunity: Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment. Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
-
ASIC Engineer, Design Verification
6 days ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
ASIC Engineer, Design Verification
4 weeks ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
3 weeks ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
2 weeks ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineer, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineering Manager, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
Sunnyvale, California, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineer, Design Verification
4 days ago
Sunnyvale, California, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization.We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
ASIC Engineering Manager, Design Verification
2 months ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineering Manager, Design Verification
3 weeks ago
Sunnyvale, United States Meta Inc Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
ASIC Engineer, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
Sunnyvale, California, United States Meta Inc Full timeSummary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Required Skills:ASIC Engineering Manager, Design Verification Responsibilities:Manage an...
-
ASIC Engineering Manager, Design Verification
4 weeks ago
Sunnyvale, United States META Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
ASIC Formal Verification Engineer
4 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level Work...
-
ASIC Formal Verification Engineer
2 months ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...
-
ASIC Formal Verification Engineer
3 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block...
-
ASIC Design Verification Engineer
4 weeks ago
Sunnyvale, United States Sql Pager LLC Full timeASIC Design Verification Engineer Client Overview Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...
-
ASIC Design Verification Engineer
3 weeks ago
Sunnyvale, United States Sql Pager LLC Full timeASIC Design Verification EngineerClient OverviewOur client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...
-
ASIC Design Verification Engineer
1 week ago
Sunnyvale, United States Sql Pager LLC Full timeASIC Design Verification EngineerClient OverviewOur client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
