Senior Logic Design Engineer, Cache Coherent Interconnects

3 days ago


Santa Clara, California, United States NVIDIA Full time
About the Role

We are seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure.

Key Responsibilities
  • Design and develop high-performance and low-power RTL for CPU interconnect networks
  • Collaborate with the verification team to ensure correctness of the interconnect network
  • Work with the implementation team to achieve timing, area, performance, and power goals
  • Assist with timing closure of super units
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, or Computer Science
  • 8+ years of experience in processor or other related high-performance semiconductor designs
  • Verilog expertise and deep understanding of ASIC design flow
  • Strong communication and interpersonal skills
About NVIDIA

NVIDIA is a leader in the technology industry, known for its innovative products and commitment to excellence. We offer a dynamic and global work environment, with opportunities for growth and development.



  • Santa Clara, California, United States NVIDIA Corporation Full time

    Job SummaryNVIDIA Corporation is seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, MP coherency, and last-level and system caches.Key ResponsibilitiesDesign and develop high-performance and low-power RTL for...


  • Santa Clara, California, United States NVIDIA Full time

    Join NVIDIA's CPU Logic Design Team as a Senior Logic Design Engineer and contribute to the design of CPU on-chip and off-chip interconnect networks, MP coherency, and last-level and system caches. As a member of our team, you will be responsible for micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure, supporting...


  • Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior Logic Design Engineer - Physical DesignWe are seeking a highly skilled Senior Logic Design Engineer with a background in Physical Design to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip interconnect networks and last-level caches, working closely with the physical design team on...


  • Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior Logic Design EngineerWe are seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, MP coherency, and last-level and system caches.Key Responsibilities:Design and develop high-performance and...


  • Santa Clara, California, United States Ampere Computing Full time

    About the RoleAmpere Computing is seeking a highly skilled Senior Principal Engineer to join our team in the role of Cache Coherency Subsystem Verification. As a key member of our design verification team, you will be responsible for leading the verification efforts of our server-class microprocessor-based Coherent Mesh interconnect subsystem.Key...


  • Santa Clara, California, United States Ampere Computing Full time

    About the RoleAmpere Computing is seeking a highly skilled Senior Principal Engineer to join our team in the role of Cache Coherency Subsystem Verification. As a key member of our design verification team, you will be responsible for leading the verification efforts of our server-class microprocessor-based Coherent Mesh interconnect subsystem.Key...


  • Santa Clara, California, United States NVIDIA Full time

    Senior Logic Design EngineerWe are seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, MP coherency, and last-level and system caches.This is a unique opportunity to have a real impact in a dynamic,...


  • Santa Clara, California, United States Ampere Computing Full time

    About the RoleAmpere Computing is seeking a highly skilled Senior Principal Engineer to join our team in the Cache Coherency Subsystem Verification department. As a key member of our team, you will be responsible for leading the verification efforts of our server-class microprocessor-based Coherent Mesh interconnect subsystem.Key ResponsibilitiesDevelop and...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleWe are seeking a highly skilled Senior Logic Design Engineer - Physical Design to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip interconnect networks and last-level caches, working closely with the physical design team on implementation, synthesis, and timing closure. You will also...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA Senior Design Engineer - Coherent High Speed InterconnectNVIDIA is seeking a highly skilled Senior Design Engineer to join our Coherent High Speed Interconnect team. As a key member of our team, you will be responsible for designing and developing state-of-the-art high speed coherent interconnects for our mobile SoCs and GPUs.Key...


  • Santa Clara, California, United States Ampere Full time

    About the RoleWe are seeking a highly skilled Senior Principal Engineer to lead the verification of our server-class microprocessor-based Coherent Mesh interconnect subsystem.As a key member of our Design Verification team, you will be responsible for ensuring the functional correctness and performance of our CPUs.You will work closely with other teams to...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleWe are seeking a highly skilled Senior Logic Design Engineer - Physical Design to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip interconnect networks and last-level caches, working closely with the physical design team on implementation, synthesis, and timing closure. You will also...


  • Santa Clara, California, United States NVIDIA Full time

    About NVIDIANVIDIA is a leader in visual computing, pioneering the art and science of computer graphics. Our invention of the GPU has enabled the growth of various fields, including video games, movie production, product design, medical diagnosis, and scientific research.Job SummaryWe are seeking a Senior Design Engineer to join our Coherent High Speed...


  • Santa Clara, California, United States NVIDIA Full time

    About NVIDIANVIDIA is a pioneer in visual computing, driving innovation in computer graphics, video games, movie production, product design, medical diagnosis, and scientific research. Our invention of the GPU has revolutionized the field, and we're now at the forefront of the AI computing era, harnessing the power of deep learning to solve complex...

  • CPU Design Engineer

    7 days ago


    Santa Clara, California, United States NVIDIA Full time

    Job Title: CPU Design EngineerWe are seeking a highly skilled CPU Design Engineer to join our team at NVIDIA. As a member of our CPU Logic Design Team, you will be responsible for designing and developing high-performance CPU on-chip interconnect networks, coherency, and last-level caches.Key Responsibilities:Design and develop high-performance CPU on-chip...

  • ASIC Design Engineer

    2 weeks ago


    Santa Clara, California, United States Apple Inc. Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple Inc. as a Memory Cache Controller Design Expert. In this role, you will be responsible for crafting special purpose cache and controller designs that are part of the SOC memory hierarchy.Key ResponsibilitiesParticipate in cache micro-architecture development from...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleNVIDIA is seeking a highly skilled Senior Design Engineer to join our Coherent High Speed Interconnect team. As a key member of this team, you will be responsible for designing and developing cutting-edge high speed coherent interconnects for our mobile SoCs and GPUs.Key ResponsibilitiesCollaborate with architects, external partners, software...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleNVIDIA is seeking a highly skilled Senior Design Engineer to join our Coherent High Speed Interconnect team. As a pioneer in visual computing, NVIDIA has revolutionized the field with the invention of the GPU, enabling applications in video games, movie production, product design, medical diagnosis, and scientific research.We are now at the...


  • Santa Clara, California, United States Apple Full time

    Job Title: Senior ASIC Design EngineerAt Apple, we're pushing the boundaries of innovation in mobile processing systems. Our high-bandwidth multi-client memory subsystems are revolutionizing the industry. As we increase levels of parallelism, bandwidth, and capacity, we're presented with design challenges that require expertise in crafting special purpose...


  • Santa Clara, California, United States Apple Full time

    About the RoleAt Apple, we're looking for a skilled CPU Cache RTL Architect to join our Silicon Engineering Group (SEG). As a key member of our team, you'll be responsible for driving the development of high-performance, low-power microprocessors that power our innovative products.Key ResponsibilitiesDesign and develop high-performance CPU cache subsystems,...