Physical Design Engineer
2 weeks ago
- BS/MS in ElectricalEngineering or Computer Science
- 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure.
- Standard PnR andsignoff tools and their capabilities
- Understanding of basicpower Analysis and power integrity Analysis
- Excellent Englishverbal and written communication skills.
- Self-motivated, able towork independently or as a team player
- HardwareDesign Engineer, your main responsibilities will include:
- Solidunderstanding of physical design flows
- level netlist synthesis
- Physical implementation(floor planning, placement, CTS, routing)
- Static Timing analysisand signoff closure
- EMIR analysis and signoffclosure
#LI-CM2
-
Senior Physical Design Engineer
2 weeks ago
San Jose, United States Cadence Design Systems Full timePrincipal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...
-
Physical Design Engineer
2 weeks ago
San Jose, United States Diverse Lynx Full timeTechnical/Functional Skills: BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal...
-
Physical Design STA Engineer
1 week ago
San Jose, United States Zenex Partners Full timeJob DescriptionJob DescriptionPhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise...
-
Physical Design STA Engineer
6 days ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Physical Design STA Engineer
7 days ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Physical Design STA Engineer
4 days ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Physical Design Engineer
2 weeks ago
San Jose, United States NR Consulting Full timeJob Title: Physical Design Engineer Duration: 12 mos. + potential extension(s) and/or conversion Location: San Jose, CA Description: •Perform physical implementation in Synopsys tools (ICC2) •Develop and maintain the tool flow to support the project. •Work with Team to enhance PD methodology. •Fixing DRC/LVS issues •Fixing voltage drop...
-
San Jose, United States ApTask Full timePosition: Physical Design Engineer with ASIC design Exp. Location: San Jose, CA (Onsite) Duration: Full-time Job Description: •BS/MS in Electrical Engineering or Computer Science •Minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. •Standard PnR and signoff tools and their...
-
STA Physical Design Engineer
5 days ago
San Jose, United States Ursus Inc Full timeSTA Physical Design Engineer LOCATION: San Jose, CA (hybrid 3 days onsite) DURATION: 6+ Months Description: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. - Strong understanding of digital design...
-
STA Physical Design Engineer
5 days ago
San Jose, United States Ursus, Inc. Full timeSTA Physical Design EngineerLOCATION: San Jose, CA (hybrid 3 days onsite)DURATION: 6+ MonthsDescription:Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.- Strong understanding of digital design concepts,...
-
STA Physical Design Engineer
6 days ago
San Jose, United States Ursus, Inc. Full timeSTA Physical Design EngineerLOCATION: San Jose, CA (hybrid 3 days onsite)DURATION: 6+ MonthsDescription:Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.- Strong understanding of digital design concepts,...
-
STA Physical Design Engineer
2 days ago
San Jose, United States Ursus, Inc. Full timeSTA Physical Design EngineerLOCATION: San Jose, CA (hybrid 3 days onsite)DURATION: 6+ MonthsDescription:Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.- Strong understanding of digital design concepts,...
-
Senior Physical Design Engineer
23 hours ago
San Jose, United States Cadence Design Systems Full timePrincipal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...
-
Senior Physical Design Engineer
2 days ago
San Jose, United States Cadence Design Systems Full timePrincipal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...
-
Physical Design STA Engineer
5 days ago
San Jose, United States Zenex Partners Full time6 Months contract with possibility of extension Location - San Jose (Hybrid) Rate - $80 to $120 per hour Overview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. Responsibilities: Strong understanding...
-
Physical Design STA Engineer
6 days ago
San Jose, United States Zenex Partners Full time6 Months contract with possibility of extensionLocation - San Jose (Hybrid)Rate - $80 to $120 per hour Overview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.Responsibilities:Strong understanding of...
-
Physical Design STA Engineer
5 days ago
San Jose, United States Zenex Partners Full time6 Months contract with possibility of extensionLocation - San Jose (Hybrid)Rate - $80 to $120 per hour Overview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.Responsibilities:Strong understanding of...
-
Design Verification Engineer
1 week ago
San Jose, United States Synapse Design Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...
-
ASIC Physical Design Engineer
1 week ago
San Jose, United States Cisco Full timeAcacia Communications designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. What you'll do: You will be a key member of Acacia's Physical Design team working on next...
-
San Jose, United States INNOPHASE Full timePrincipal Engineer/Manager, ASIC Physical Design About InnoPhase, Inc. INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments....