Physical Design Engineer

4 weeks ago


San Jose, United States NR Consulting Full time
Job Title: Physical Design Engineer
Duration: 12 mos. + potential extension(s) and/or conversion
Location: San Jose, CA

Description:
•Perform physical implementation in Synopsys tools (ICC2)
•Develop and maintain the tool flow to support the project.
•Work with Team to enhance PD methodology.
•Fixing DRC/LVS issues
•Fixing voltage drop violations
•Timing ECOs

Requirements
•Experience in advanced node processes 16nm and below.
•Experience with industry-standard tools, preference for Synopsys flow.
•Understanding of Implementation flow.
•Understanding of timing constraints and static timing analysis (STA).
•Experience with Calibre for DRC/LVS checks, and automation through scripting such as Perl, Python, Tcl & Make.

  • San Jose, United States Cadence Design Systems Full time

    Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...


  • San Jose, United States Sintegra Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, United States Sintegra Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, United States Sintegra Inc. Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, United States Sintegra Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, United States Sintegra Inc. Full time

    At Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...


  • San Jose, United States Synapse Design Full time

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CA Staff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog...

  • RTL Design Engineer

    4 days ago


    San Jose, United States Synapse Design Full time

    Job Description: ASIC Design & RTL Skills Architecture exploration and improvements Micro-architecture development includes interface definition, state machine, data & control path definition, design partitioning. RTL development using Verilog, System Verilog Lint, CDC, Synthesis, & Power Optimization Soft and hard IP integration Collaboration with...

  • RTL Design Engineer

    13 hours ago


    San Jose, United States Synapse Design Full time

    Job Description: ASIC Design & RTL Skills Architecture exploration and improvements Micro-architecture development includes interface definition, state machine, data & control path definition, design partitioning. RTL development using Verilog, System Verilog Lint, CDC, Synthesis, & Power Optimization Soft and hard IP integration Collaboration with...


  • San Jose, United States Intel Full time

    Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big i Design Engineer, Electrical Engineer, Computer Engineer, Computer Science, Design, Physical, Business...


  • San Jose, United States Advanced Technology Search Full time

    Our client is a leading maker of ASIC technology for wireless infrastructure, cloud computing, machine learning, and networking. They develop advanced technologies in the industry in areas such as 2.5D and 3D interconnects. They are currently looking for a Physical Design Engineer who will have experience with physical layout skills to develop next...


  • San Jose, United States Diverse Lynx Full time

    Technical/Functional Skills: BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal...


  • San Jose, United States Diverse Lynx Full time

    Job Description BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal and written...


  • San Jose, United States Diverse Lynx Full time

    Job Description BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal and written...


  • San Jose, United States Synapse Design Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...


  • San Jose, United States Tata Consultancy Services Full time

    Technical/FunctionalSkills: BS/MS in ElectricalEngineering or Computer Science 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure. Standard PnR andsignoff tools and their capabilities Understanding of basicpower Analysis and power integrity Analysis Excellent Englishverbal and written...


  • San Jose, United States Synapse Design Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...


  • San Jose, United States Synapse Design Inc. Full time

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...

  • RTL Design Engineer

    6 days ago


    San Jose, United States Synapse Design Inc. Full time

    Job Description: ASIC Design & RTL SkillsArchitecture exploration and improvementsMicro-architecture development includes interface definition, state machine, data & control path definition, design partitioning.RTL development using Verilog, System VerilogLint, CDC, Synthesis, & Power OptimizationSoft and hard IP integrationCollaboration with verification...


  • San Jose, United States Synapse Design Inc. Full time

    Synapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...