ASIC Engineering Manager, Design Verification Lead
1 week ago
The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.
Key Responsibilities:
Manage an ASIC design verification team responsible for various processing blocks in a SOC. Drive verification planning and execution, innovative verification methodology development, functional and code coverage closure. Participate in silicon architecture, micro-architecture development, interface with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams
Partner with internal and external cross-functional teams, across all levels of a corporation, from executives, team managers and individual contributors including development engineers, capacity planners and supply chain experts
Contribute to and drive development of and maintain overall silicon strategy aligned to corporation's Long Range Plan objectives
Collaborate with IP development teams, and participate in, and support soft and hard IP identification, selection and IP licensing
Identify candidates, hire, schedule, support and train a team of ASIC engineers in order to develop products on time and on budget
Contribute to, analyze, review SOWs from vendors, supporting documentation, requirements sets that meet the needs of internal customers
Support engineering teams to define, debug, implement and deliver total solutions around purpose built ASICs
Define, implement and maintain key performance indicators (KPI) for areas of responsibility
Partner with technical program management and supply chain team members to manage external development partners, suppliers and vendors
Requirements:
Requirements:
B.S. or M.S. degree in Computer Engineering or Electrical Engineering, relevant technical field, or equivalent practical experience
15+ years experience in ASIC/SoC design verification
5+ years of experience as a People Manager
Clear understanding of complexities involved with various design verification tools, including Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC Formal
Track record of first-pass success in ASIC Development
Experience working across multiple projects and adjusting priorities in partnership with stakeholders
Experience managing and delivering UVM constrained random test benches
Experience with interpreting functional specs and creating comprehensive test plan
Preferred Qualifications:
Preferred Qualifications:
Hands-on experience with complex subsystems like memory/LPDDR/HBM, cache, PCIE or Network on chip including performance verification
Knowledge of video coding standards, signal processing algorithms, neural networks and machine learning concepts, and/or other neural network development framework
Experience in formal verification techniques and methodologies
Compensation:
$212,000/year to $291,000/year + bonus + equity + benefits
Industry:
Internet
Equal Opportunity:
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer.
We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics.
We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-
-
Sunnyvale, California, United States META Full timeJob SummaryWe are seeking an experienced ASIC Engineering Manager, Design Verification to lead our design verification team and drive the development of innovative verification methodologies. The ideal candidate will have a strong background in ASIC design verification, management, and leadership experience in small to large size organizations.Key...
-
ASIC Design Verification Engineer
1 month ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...
-
Sunnyvale, California, United States META Full timeJob Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Key Responsibilities:Manage an ASIC design verification team responsible for various...
-
ASIC Design Verification Engineer
4 days ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design Verification EngineerMeta is seeking an experienced ASIC Design Verification Engineer to join our Infrastructure organization. As an ASIC Design Verification Engineer, you will be responsible for developing emulation testbenches in System Verilog and/or C/C++ and delivering emulation and prototyping models from RTL on industry standard...
-
ASIC Verification Manager
2 weeks ago
Sunnyvale, California, United States Sql Pager LLC Full time{"Job Title": "ASIC Verification Lead", "Job Description": "Job SummaryWe are seeking an experienced ASIC Verification Lead to join our team at Sql Pager LLC. The successful candidate will be responsible for developing and leading the verification and emulation environment for our automotive and data center artificial intelligence computing architecture.Key...
-
ASIC Verification Manager
1 month ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob SummaryWe are seeking a highly skilled ASIC Verification Lead to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing and leading the verification and emulation environment for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesCollaborate with design,...
-
Senior ASIC Design Verification Engineer
1 week ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob DescriptionWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Key Responsibilities:Collaborate with Architecture and Design teams to verify the SoC features...
-
Senior ASIC Verification Engineer
1 month ago
Sunnyvale, California, United States Juniper Networks Full timeUnlock the Future of NetworkingJuniper Networks is a leading provider of innovative network solutions, and we're seeking a talented ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a key member of our team, you'll play a crucial role in verifying next-generation ASICs for our high-speed routers, switches, and...
-
Senior ASIC Design Engineer
22 hours ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob Title: Senior ASIC Design EngineerJob Responsibilities:As a Senior ASIC Design Engineer at Sql Pager LLC, you will play a crucial role in developing cutting-edge ASICs for our automotive and data center artificial intelligence computing architecture. Your responsibilities will include participating in architecture definition and modeling, verification...
-
Senior ASIC Design Verification Engineer
2 months ago
Sunnyvale, California, United States L&T Technology Services Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at L&T Technology Services. As a key member of our Design Verification team, you will be responsible for defining and implementing IP/SoC verification plans, building verification test benches, and driving Design Verification to closure.Key...
-
Senior ASIC Verification Engineer
4 weeks ago
Sunnyvale, California, United States Juniper Networks Full timeJob DescriptionJuniper Networks is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use.About the RoleWe are seeking a highly skilled ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a member of our team, you will be responsible...
-
Senior ASIC Design Engineer
1 month ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing advanced ASICs for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesDevelop and implement ASIC architecture and design...
-
ASIC Design Engineer
1 month ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design EngineerWe are seeking a highly skilled ASIC Design Engineer to join our team at Meta. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that meet the highest standards of performance and efficiency.Key Responsibilities:Design and develop complex ASICs using Verilog,...
-
ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key Responsibilities:Design and develop complex SoC and...
-
ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States META Full timeJob SummaryWe are seeking an experienced ASIC Engineer to join our Infrastructure organization at Meta. As a key member of our Silicon Lifecycle Engineering team, you will be responsible for designing, developing, and validating innovative ASIC solutions for our data center applications.ResponsibilitiesWork across all aspects of the silicon lifecycle, from...
-
ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Responsibilities:Design and develop complex SoC and IP...
-
Principal ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Principal ASIC Design EngineerFortinet is seeking a highly skilled Principal ASIC Design Engineer to join our R&D team. This role involves working on cutting-edge high-performance ASIC design from specification to RTL implementation.Key Responsibilities:Develop network processing ASIC/FPGA architecture and micro-architecture specificationDesign...
-
Senior Principal ASIC Design Engineer
1 week ago
Sunnyvale, California, United States Fortinet Full timeJob DescriptionAs a key member of Fortinet's ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design methodology.Candidate must be able to work with self-motivation and deliver on commitments with challenging schedules, lead design...
-
Senior Principal ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior Principal ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-generation SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...