Senior ASIC Power Engineer

4 weeks ago


Santa Clara, California, United States NVIDIA Full time
Job Title: Senior ASIC Power Engineer

Job Description:

NVIDIA is seeking a Senior ASIC Power Engineer to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

Key Responsibilities:

• Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency

• Understand the design and implementation, develop power metrics and drive power reductions

• Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets

• Work with architects, designers, verification and VLSI teams to accomplish tasks

Requirements:

• BS or MS in electrical engineering or computer science or equivalent experience

• 5+ years of experience in processor or other related high performance designs

• Expertise in SystemVerilog or similar HDL

• Solid understanding of physical design and VLSI

• Good communication skills

• Background in computer architecture

Benefits:

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. The base salary range is 128,000 USD - 304,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.

  • Santa Clara, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...


  • Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...


  • Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...


  • Santa Clara, California, United States Apple Full time

    Job SummaryAs a Senior ASIC Design Engineer - Fabric/Interconnect at Apple, you will be responsible for designing and developing the on-chip system interconnect bus for next-generation Apple SOC's. This is a critical role that requires expertise in front-end ASIC RTL digital logic design, tight-knit collaboration skills, and excellent written and verbal...


  • Santa Clara, California, United States Apple Full time

    Job SummaryAs a Senior ASIC Design Engineer at Apple, you will be responsible for designing and developing next-generation System-on-Chip (SOC) architectures. This role requires a strong understanding of digital logic design, high-speed interconnects, and RTL coding. You will work closely with cross-functional teams to define and implement logic IP,...


  • Santa Clara, California, United States NVIDIA Full time

    pWe are seeking a talented ASIC Floorplan Engineer to design and implement the world's leading SoC's and GPU's./ppThis position offers a unique opportunity to craft and influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in innovative connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a scalable and customizable...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...


  • Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: ASIC Synthesis and STA EngineerLocation: Onsite roleJob Description:We are seeking a senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. The ideal candidate will have a strong background in physical synthesis and STA, with experience in working with Synopsys Fusion compiler for TSMC technology nodes below 5nm...


  • Santa Clarita, California, United States Saxon Global Full time

    Job Title: Senior ASIC Design EngineerJob Description:We are seeking a highly experienced ASIC Design Engineer to join our team at Saxon Global. The ideal candidate will have a strong background in ASIC design activities, including Verilog RTL, testcase debug, netlist checks, CDC checks, coverage analysis, timing closure, and x-prop/gate level...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled Senior Power Methodology and Modeling Engineer to join our team at NVIDIA. As a member of our Architecture Energy Modeling Team, you will collaborate with Architects, ASIC Design Engineers, Low Power Engineers, Performance Engineers, Software Engineers, and Physical Design teams to study and implement energy modeling...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA is a leader in AI computing and a pioneer in the field of graphics processing units (GPUs). We are seeking a highly skilled ASIC Physical Design Engineer, Netlisting to join our team and contribute to the development of cutting-edge technologies.The successful candidate will be responsible for driving the physical design of high-frequency and...


  • Santa Clara, California, United States IBA InfoTech Full time

    We are seeking a highly skilled ASIC Physical Design Engineer to join our team at IBA InfoTech. The ideal candidate will have extensive experience in handling block and chip level implementation from netlist to GDSII, with a strong focus on timing closure and physical verification closure.The successful candidate will have hands-on experience in handling...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA is a leader in the field of artificial intelligence and high-performance computing, and we are seeking a highly skilled Senior Timing Methodology Engineer to join our team.This role will involve developing and validating flows for PT-STA regression, analysis, and QOR metrics for high-speed designs, as well as collaborating with technology leads, VLSI...


  • Santa Clara, California, United States Apple Full time

    DescriptionAs a key member of the System-on-Chip (SoC) Design team at Apple, you will play a critical role in the development of next-generation SOC architectures. You will be responsible for designing and implementing high-speed digital ASICs, with a focus on fabric interconnects.Key Responsibilities:Analyze architectural requirements of next-generation...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA is a leader in the field of artificial intelligence and high-performance computing. We are seeking a highly skilled ASIC Design Engineer to join our team.The ideal candidate will have a strong background in digital design and a passion for creating innovative solutions. As a member of our team, you will be responsible for designing high-frequency...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled ASIC Physical Design Engineer to join our team at NVIDIA. As a key member of our dynamic and growing team, you will be responsible for driving next-generation physical design work to achieve best-in-class PPA for high-performance designs, such as NVIDIA's CPUs and GPUs.Key Responsibilities:Drive next-generation physical design...


  • Santa Clara, California, United States Nvidia Full time

    Job SummaryNVIDIA is seeking a highly skilled ASIC Design Engineer to join our team and contribute to the development of our leading GPU and SoC products. As a key member of our design team, you will be responsible for designing and implementing complex System-level modules for our GPU and Tegra chips.Key ResponsibilitiesMicro-architecture definition for...


  • Santa Clara, California, United States Capgemini Engineering Full time

    Job Title : Senior ASIC Physical Design EngineerJob Location: Santa Clara, CA (Hybrid)Key ResponsibilitiesChip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.Expertise in timing closure (STA) of high frequency blocks Handling blocks of high instance counts and complex...