Current jobs related to ASIC Design Verification Engineer - Sunnyvale - META

  • ASIC Design Verification Engineer

    1 month ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...

  • ASIC Design Verification Engineer

    4 days ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design Verification EngineerMeta is seeking an experienced ASIC Design Verification Engineer to join our Infrastructure organization. As an ASIC Design Verification Engineer, you will be responsible for developing emulation testbenches in System Verilog and/or C/C++ and delivering emulation and prototyping models from RTL on industry standard...

  • ASIC Engineering Manager, Design Verification Lead

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job SummaryWe are seeking an experienced ASIC Engineering Manager, Design Verification to lead our design verification team and drive the development of innovative verification methodologies. The ideal candidate will have a strong background in ASIC design verification, management, and leadership experience in small to large size organizations.Key...

  • ASIC Engineering Manager, Design Verification Lead

    1 week ago

    Sunnyvale, California, United States META Full time

    Job Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Key Responsibilities:Manage an ASIC design verification team responsible for various...

  • ASIC Engineering Manager, Design Verification Lead

    7 days ago

    Sunnyvale, California, United States META Full time

    Job Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Key Responsibilities:Manage an ASIC design verification team responsible for various...

  • Senior ASIC Design Verification Engineer

    2 months ago

    Sunnyvale, California, United States L&T Technology Services Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Verification Engineer to join our team at L&T Technology Services. As a key member of our Design Verification team, you will be responsible for defining and implementing IP/SoC verification plans, building verification test benches, and driving Design Verification to closure.Key...

  • Senior ASIC Design Verification Engineer

    1 week ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job DescriptionWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Key Responsibilities:Collaborate with Architecture and Design teams to verify the SoC features...

  • ASIC Engineer, Design Verification

    1 week ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Engineer, Design Verification

    1 week ago

    sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Engineer, Design Verification

    2 months ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Engineer, Design Verification

    1 month ago

    sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • Senior ASIC Verification Engineer

    1 month ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock the Future of NetworkingJuniper Networks is a leading provider of innovative network solutions, and we're seeking a talented ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a key member of our team, you'll play a crucial role in verifying next-generation ASICs for our high-speed routers, switches, and...

  • Senior ASIC Design Engineer

    3 hours ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: Senior ASIC Design EngineerJob Responsibilities:As a Senior ASIC Design Engineer at Sql Pager LLC, you will play a crucial role in developing cutting-edge ASICs for our automotive and data center artificial intelligence computing architecture. Your responsibilities will include participating in architecture definition and modeling, verification...

  • Senior ASIC Verification Engineer

    4 weeks ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job DescriptionJuniper Networks is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use.About the RoleWe are seeking a highly skilled ASIC Verification Engineer to join our Silicon Systems Technology Group (SST). As a member of our team, you will be responsible...

  • ASIC Design Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerWe are seeking a highly skilled ASIC Design Engineer to join our team at Meta. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that meet the highest standards of performance and efficiency.Key Responsibilities:Design and develop complex ASICs using Verilog,...

  • ASIC Design Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key Responsibilities:Design and develop complex SoC and...

  • ASIC Design Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Responsibilities:Design and develop complex SoC and IP...

  • Senior ASIC Design Engineer

    1 month ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing advanced ASICs for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesDevelop and implement ASIC architecture and design...

  • Principal ASIC Design Engineer

    3 weeks ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Principal ASIC Design EngineerFortinet is seeking a highly skilled Principal ASIC Design Engineer to join our R&D team. This role involves working on cutting-edge high-performance ASIC design from specification to RTL implementation.Key Responsibilities:Develop network processing ASIC/FPGA architecture and micro-architecture specificationDesign...

  • ASIC Design Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job SummaryWe are seeking an experienced ASIC Engineer to join our Infrastructure organization at Meta. As a key member of our Silicon Lifecycle Engineering team, you will be responsible for designing, developing, and validating innovative ASIC solutions for our data center applications.ResponsibilitiesWork across all aspects of the silicon lifecycle, from...

ASIC Design Verification Engineer

3 months ago

Sunnyvale, United States META Full time

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

ASIC Design Verification Engineer Responsibilities

  • Develop functional tests based on verification test plan.
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
  • Debug, root-cause and resolve functional failures in the design, partnering with the design/arch team.
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Minimum Qualifications
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta.
  • Hands-on experience using constrained-random, coverage driven verification or C/C++ verification.
  • Hands-on experience in verifying a IP block using standard DV based techniques.
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Preferred Qualifications
  • Experience in development of SV/UVM based verification environments from scratch.
  • Experience debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools.
  • Experience with revision control systems like Mercurial(Hg), Git or SVN.
  • Experience working in a CPU/GPU environment.


Start preparing
Learn about how to prepare for your interview with our interview guide, tips, and interactive experiences.
Visit interview prep