CPU RTL Engineer, Shared Cache

2 weeks ago

Santa Clara, United States Tenstorrent Full time

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is looking for a leadership level Cache RTL design engineer to join this innovative team as a technical expert. In this role, the candidate will develop and implement the highest performance, most energy efficient cache and fabric designs in the industry. This person will be a key contributor for developing Tenstorrent's next generation of cores and caches. This role requires creativity and innovation, along with excellent verbal and written communication skills. The ideal candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals.

This role is Hybrid, based out of Austin,TX, Santa Clara, CA, or Fort Collins, CO.

Responsibilities:

  • RTL coding in Verilog leveraging on both industry tools as well as open-source infrastructure
  • Play a lead role in the architecture, design and development of processor L2 and LLC (Last Level Cache) for high-performance computing systems.
  • Design and micro architect Caches as driven by capacity, latency, bandwidth, and RAS requirements
  • Drive trade-offs for your logic by working closely with performance, DV and physical design engineers to craft optimal solutions that meet the design goals
  • Deploy innovative techniques for improving power, performance and area of the design, drive experiments with RTL and evaluate synthesis, timing and power results
  • Debug RTL/logic issues across various hierarchies (ex: core, chip) in both pre-silicon and post-silicon environment
Experience & Qualifications:
  • BS/MS/PhD in EE/ECE/CE/CS with at least 10 years of experience
  • Experience in Cache, Multi-processor coherency microarchitecture, familiarity with AXI, TileLink and CHI protocol
  • Experience with computer architecture/system components/network/fabrics as a part of a CPU, ASIC or SOC design team
  • Expertise in logic design and ability to evaluate functional, performance, timing and power for you design
  • Strong experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
  • Experience with NuCA NuMA (Non-uniform Cache Memory architecture) architectures and implementations.
  • Expertise in microarchitecture definition and specification development
  • Prior experience in industry standard ISAs - ARM, RISC-V, X86 preferred
  • Strong problem solving and debug skills across various levels of design hierarchies


Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been sanctioned by the U.S. government.

As this position will have direct and/or indirect access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency information and/or documentation will be required and considered as Tenstorrent moves through the employment process.

  • CPU Microarchitecture

    4 weeks ago

    Santa Clara, United States Rival Inc Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...

  • CPU Microarchitecture

    3 weeks ago

    Santa Clara, United States Rivos Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...

  • CPU Microarchitecture

    6 days ago

    Santa Clara, United States Rivos Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...

  • Staff Engineer, CPU Unit Verification

    6 days ago

    Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...

  • CPU Unit Verification Engineer

    4 weeks ago

    Santa Clara, United States Tenstorrent Inc Full time

    CPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person coming into this role will help execute the verification strategy and the DV plan. This role is hybrid,based out of Austin, TX or Santa Clara, CA. Responsibilities: Execute functional and performance verification at the unit testbench level...

  • CPU/AI Physical Design Block Lead

    1 week ago

    Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...

  • RTL Design Engineer

    3 weeks ago

    Santa Clara, United States Protingent Full time

    Position Title: RTL Design Engineer Position Description: Protingent Staffing has an exciting contract opportunity for RTL Design Engineer with our client located in San Jose, CA.Project Description: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write...

  • CPU Verification Engineer

    7 days ago

    Santa Clara, United States Ampere Full time

    Design Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. The DV team at Ampere Computing comprises of stellar folks who have dedicated themselves to the art and fun of design verification. We are a tightly knitted,...

  • RTL Design Engineer

    1 week ago

    Santa Clara, United States LanceSoft Full time

    KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. Guarantee quality/timely deliverables meeting project's schedule. Help to improve/automate design process. Support...

  • RTL Design Engineer

    6 days ago

    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    2 weeks ago

    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    2 weeks ago

    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • Senior CPU Verification Engineer

    18 hours ago

    Santa Clara, United States NVIDIA Full time

    We are now looking for a Senior CPU Verification Engineer.We are currently seeking a Senior Verification Engineer with strong CPU and verification fundamentals to work in NVIDIA's CPU team. This position offers the opportunity to have real impact in a progressive, technology-focused company impacting product lines ranging from consumer graphics to...

  • Senior RTL Design Engineer

    1 week ago

    Santa Clara, United States Protingent Full time

    Description:• Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    1 week ago

    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite)Job Description:Location: San Jose, CA - Hybrid (at least 3 days a week)KEY RESPONSIBILITIES: •Microarchitecture development of IP subsystems •Perform RTL design of digital components. •Work with functional verification...

  • RTL Design Engineer

    2 weeks ago

    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite)Job Description:Location: San Jose, CA - Hybrid (at least 3 days a week)KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems • Perform RTL design of digital components. • Work with functional...

  • RTL Design Engineer

    3 days ago

    Santa Clara, United States TekWissen ® Full time

    Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...

  • RTL Design Engineer

    4 days ago

    Santa Clara, United States TekWissen ® Full time

    Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...

  • RTL Design Engineer

    4 weeks ago

    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) Location: San Jose, CA 95124 Onsite 12 Months ContractJob Description: Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified...

  • RTL Design Engineer

    2 weeks ago

    Santa Clara, United States Experis Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...