RTL ASIC Design lead with matlab at Sunnyvale CA

3 weeks ago


Sunnyvale, United States smart folks inc Full time
Job DescriptionJob Description

Role : Digital Design Engineering/ RTL ASIC Design lead with matlab

Location : Sunnyvale CA

Full Time Position .

Digital Design Engineering/RTL Design Services:

ASIC design and integration familiar with lint/cdc/rdc challenges, comfortable with scripting. 1 engineer needs to be matlab-fluent (Must)

Architecture and microarchitecture of System on a Chip ("SOC") subsystems, Intellectual Property Functional Blocks ("IPs"), sub-IPs, modules, and library components

Digital design, using System Verilog and/or Verilog RTL, RTL generators (in Python), and/or high-level synthesis ("HLS"). RTL integration of SoC subsystems, IPs, sub-IPs, modules, and library components

SoC-level integration

Support mapping of RTL on Zebu and HAPS for IP bring up and E2E validation

Design for low power and power intent design using Unified Power Format ("UPF")

Constraint development, synthesis, timing closure, and optimization of the design

Code quality checks, including but not limited to Linting, Clock Domain Crossing, Reset Domain Crossing

Debug and bug fixes


  • RTL Lead

    1 month ago


    Sunnyvale, United States Futran Solutions Full time

    RTL Lead at Sunnyvale CARTL LeadLocation: Sunnyvale Description: Experience in Logic design /micro-architecture / RTL coding is necessary.Experience in Verilog & System Verilog is necessary.Understanding of timing concepts for ASIC is required.Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.Hands on experience in...

  • RTL Lead

    2 months ago


    Sunnyvale, United States Futran Solutions Full time

    RTL Lead at Sunnyvale CARTL LeadLocation: Sunnyvale Description: Experience in Logic design /micro-architecture / RTL coding is necessary.Experience in Verilog & System Verilog is necessary.Understanding of timing concepts for ASIC is required.Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.Hands on experience in...

  • RTL Lead

    3 days ago


    sunnyvale, United States Futran Solutions Full time

    RTL Lead at Sunnyvale CARTL LeadLocation: Sunnyvale Description: Experience in Logic design /micro-architecture / RTL coding is necessary.Experience in Verilog & System Verilog is necessary.Understanding of timing concepts for ASIC is required.Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.Hands on experience in...


  • Sunnyvale, United States Wipro Full time

    Job Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...


  • Sunnyvale, United States Wipro Full time

    Job Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...


  • Sunnyvale, United States Wipro Full time

    · Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...


  • Sunnyvale, United States Wipro Full time

    · Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...


  • Sunnyvale, United States META Full time

    ASIC Engineer, Design Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge machine learning ASICs, capable of world class Inference and Training performance. We are looking for talented individuals with deep experience that span...


  • Sunnyvale, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Modem Design Engineer to join our team at Amazon. As a key member of our high-performance ASIC design team, you will be responsible for designing and implementing digital signal processing algorithms and systems in RTL.Key ResponsibilitiesDesign and implement digital signal processing algorithms and...


  • Sunnyvale, United States Fortinet, Inc Full time

    This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.Develop network processing ASIC/FPGA architecture and micro architecture specificationDesign high performance and high quality ASIC/FPGA design from specification to RTL implementationPerform ASIC/FPGA verification, lint/cdc, synthesis, timing...


  • Sunnyvale, California, United States Fortinet, Inc Full time

    This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.Develop network processing ASIC/FPGA architecture and micro architecture specificationDesign high performance and high quality ASIC/FPGA design from specification to RTL implementationPerform ASIC/FPGA verification, lint/cdc, synthesis, timing...


  • Sunnyvale, United States META Full time

    ASIC Design Verification Engineer Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • RTL ASIC lead

    3 weeks ago


    Sunnyvale, United States Wipro Full time

    Skills Required:Architecture and microarchitecture of System on a Chip (“SOC”) subsystems, Intellectual Property Functional Blocks (“IPs”), sub-IPs, modules, and library componentsDigital design, using System Verilog and/or Verilog RTL, RTL generators (in Python), and/or high-level synthesis (“HLS”). RTL integration of SoC subsystems, IPs,...

  • RTL ASIC lead

    3 weeks ago


    Sunnyvale, United States Wipro Full time

    Skills Required:Architecture and microarchitecture of System on a Chip (“SOC”) subsystems, Intellectual Property Functional Blocks (“IPs”), sub-IPs, modules, and library componentsDigital design, using System Verilog and/or Verilog RTL, RTL generators (in Python), and/or high-level synthesis (“HLS”). RTL integration of SoC subsystems, IPs,...


  • Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesDevelop and implement advanced ASIC...


  • Sunnyvale, California, United States Amazon Services LLC Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our Hardware Compute Group at Amazon Services LLC. As a key member of our team, you will be responsible for designing and developing hardware accelerator IP to be deployed in a range of Amazon devices.Key ResponsibilitiesDesign and Development: Microarchitect and design...


  • Sunnyvale, California, United States Synopsys Full time

    Job Description**About the Role**Synopsys is seeking a highly skilled Senior ASIC Digital Design Engineer to join our Solution Group, DDRPHY IP team. As a key member of our team, you will be responsible for innovating and developing the latest world-class market-leading DesignWare DDRPHY IP solution.Key Responsibilities:Digital Microarchitecture Definition...


  • Sunnyvale, United States Tachyum Inc. Full time

    ResponsibilitiesResponsible for implementation of ultra-high performance and low power data processing chipWork with RTL designers to achieve PPA goals and suggest appropriate tradeoffsFloor-planning, experimenting with placement and routing techniques for better PPADo timing closure for very high frequency designs with possible hand placement of logic when...


  • Sunnyvale, United States Amazon Full time

    As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices.You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics.Micro-architect and design hardware accelerator IP in Verilog HDLHelp define and own ASIC design methodologies5+ years or more of...


  • Sunnyvale, California, United States Amazon Full time

    As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices.You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics.Micro-architect and design hardware accelerator IP in Verilog HDLHelp define and own ASIC design methodologies5+ years or more of...