Design Verification Engineer
5 days ago
Pay Rate- $90 - $100 hourly on W2
Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.
THE ROLE:
We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new directions, network with our world-class design/DV teams.
THE PERSON:
You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.
KEY RESPONSIBILITIES:
• Define verification plan, and provide technical direction to execution teams
• Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.
• Create UVM/SystemVerilog based testbenches and tests.
• Make sure that design is bug free.
• Lead Formal verification.
• Support Post-Si teams for Product Performance, Power and functional issues debug/resolution
PREFERRED EXPERIENCE:
• IO/PHY knowledge.
• Formal verification expertise.
• Firmware experience.
• Excellent communication, management, and presentation skills.
• Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
ACADEMIC CREDENTIALS:
• Bachelor’s or Master’s degree in related discipline preferred
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
4 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
22 hours ago
Santa Clara, United States Acceler8 Talent Full timeSoC Design Verification EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you!...
-
Hardware Design Verification Engineer
2 weeks ago
Santa Clara, California, United States Qualcomm Full timeJoin Qualcomm, a leader in wireless technology, as a Hardware Design Verification Engineer.We are seeking an experienced engineer to join our team and contribute to the development of best-in-class WLAN/WiFi solutions.This role is ideal for a motivated individual with a strong background in HDL, verification, and computational logic design.The selected...
-
Design Verification Engineer
2 days ago
Santa Clara, United States Advanced Micro Devices , Inc. Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Digital Design Verification Engineer
4 weeks ago
Santa Clara, CA, United States RF-Design GmbH Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
Design Verification Engineer
13 hours ago
Santa Clara County, United States Baya Systems Full timeJob Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...
-
Design Verification Engineer
20 hours ago
Santa Clara County, United States Baya Systems Full timeJob Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...
-
CPU Design Verification Engineer
1 month ago
Santa Clara, California, United States Apple Full timeOverview of the RoleWe are seeking a skilled CPU DFT Verification Engineer to join our processor verification team. This highly visible role will be at the center of a chip design effort, collaborating with all subject areas and having a critical impact on getting functional products to millions of customers quickly.
-
ASIC Design Verification Engineer
1 month ago
Santa Clara, United States MRL Consulting Full timeASIC Design Verification Engineer Location: San Jose, California Role Overview: We are seeking a skilled ASIC Design Verification Engineer to provide design verification services for our System on Chip (SoC) projects. Key Responsibilities: Develop test benches using System Verilog UVM. Create test plans and test cases, including functional coverage,...
-
Design Verification Lead
22 hours ago
Santa Clara, United States Acceler8 Talent Full timeAcceler8 Talent is seeking a Design Verification Lead for one of the leading semiconductor/AI startups. This position can be based in the San Francisco Bay Area or Pittsburgh, PA.They are aiming to create the world's most energy-efficient general-purpose computer processor, utilizing technology that consumes 100 times less energy than leading ultra-low-power...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Experis Full timeOur client in the technology industry is seeking a Design Verification Engineer - Specialized to join their team. As a Design Verification Engineer - Specialized, you will be part of the Design Verification team supporting various projects. The ideal candidate will have excellent communication and presentation skills, demonstrated through technical...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Manpower Group Inc. Full timeOur client in the technology industry is seeking a Design Verification Engineer - Specialized to join their team. As a Design Verification Engineer - Specialized, you will be part of the Design Verification team supporting various projects. The ideal candidate will have excellent communication and presentation skills, demonstrated through technical...
-
Senior Design Verification Engineer
5 months ago
Santa Clara, United States Mirafra Technologies Full timeVerification of a new hardware block for dot-product based attentionCreate a constrained-random test suite to test HBM interface performanceCollaborate with the hardware team to root-cause and fix bugs identified during verificationHelp develop a post-silicon validation and bring up strategyHave a deep knowledge of Verilog and UVMHave a bachelor’s degree...
-
CPU Functional Design Verification Engineer
2 weeks ago
Santa Clara, United States CV Library Full timeOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next- computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
22 hours ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
5 days ago
Santa Clara, United States Quest Global Full timeSenior Design Verification Engineer Experience Level: 7-20+ Years JOB DESCRIPTION 1: Sunnyvale CAGeneral DV skills, someone who can understand the specs, work with designers, write SV tests, and good at debug. Experience in writing testcase using c/c++ for ARM cores. Debugging test failures in C and SV-UVM mixed environment. JOB DESCRIPTION 2: Sunnyvale CADV...