Design Verification Engineer

2 months ago


santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full time

Role: Design Verification Engineer

Location: Santa Clara, CA (onsite)

Duration: 12 contract


Job Description:

We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new directions, network with our world-class design/DV teams.

THE PERSON:

You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

KEY RESPONSIBILITIES:

Define verification plan, and provide technical direction to execution teams

• Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.

• Create UVM/SystemVerilog based testbenches and tests.

• Make sure that design is bug free.

• Lead Formal verification.

• Support Post-Si teams for Product Performance, Power and functional issues debug/resolution

PREFERRED EXPERIENCE:

• IO/PHY knowledge.

• Formal verification expertise.

• Firmware experience.

• Excellent communication, management, and presentation skills.

• Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies

ACADEMIC CREDENTIALS:

Bachelor’s or Master’s degree in related discipline preferred



  • Santa Clara, United States RF-Design GmbH Full time

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...


  • Santa Clara, California, United States RF-Design GmbH Full time

    Job SummaryWe are seeking an experienced Senior Digital Design Verification Engineer to join our team. As a key member of our verification team, you will be responsible for verifying the design and implementation of our cutting-edge SerDes IPs.Responsibilities:• Verify the design and implementation of SerDes IPs using advanced verification methodologies...


  • Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full time

    Role: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...


  • santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full time

    Role: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...


  • Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full time

    Role: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...


  • Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full time

    Role: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...


  • Santa Clara, United States Rootshell Inc Full time

    Hello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...


  • Santa Clara, United States Rootshell Inc Full time

    Hello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...


  • Santa Clara, United States Rootshell Inc Full time

    Hello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...


  • Santa Clara, California, United States Qualcomm Full time

    Join Qualcomm, a leader in wireless technology, as a Hardware Design Verification Engineer.We are seeking an experienced engineer to join our team and contribute to the development of best-in-class WLAN/WiFi solutions.This role is ideal for a motivated individual with a strong background in HDL, verification, and computational logic design.The selected...


  • Santa Clara, United States LanceSoft, Inc. Full time

    Pay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...


  • Santa Clara, United States LanceSoft, Inc. Full time

    Pay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...


  • Santa Clara, United States Acceler8 Talent Full time

    SoC Design Verification EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you!...


  • Santa Clara, United States Collabera Full time

    Position Title - Design Verification Engineer Are you ready to apply Make sure you understand all the responsibilities and tasks associated with this role before proceeding. Location - Santa Clara, CA 95054 (Onsite) Duration - 12 Months (Possible extension) Pay Range: $75-80/hr Duties: Experience with schematic capture and PCB layout tools Experience...


  • Santa Clara, United States Capgemini Engineering Full time

    Job Role: SOC Design Verification EngineerJob location: Santa Clara CAJob Description:We are looking for SOC Design Verification Engineer who can work 100% Onsite at Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification and develop functional tests...


  • Santa Clara, United States Capgemini Engineering Full time

    Job Role: SOC Design Verification EngineerJob location: Santa Clara CAJob Description:We are looking for SOC Design Verification Engineer who can work 100% Onsite at Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification and develop functional tests...


  • Santa Clara, United States Advanced Micro Devices , Inc. Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...


  • Santa Clara County, United States Baya Systems Full time

    Job Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...


  • Santa Clara County, United States Baya Systems Full time

    Job Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...


  • Santa Clara, United States US Tech Solutions Full time

    Duration: 12 months contractJOB DESCRIPTION:Participate in the functional verification of a Memory Controller IP and Subsystem.Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall...