Design Verification Engineer
2 days ago
Job Title: Senior Hardware Verification Engineer
Location: Santa Clara, CA
About the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions
Responsibilities:
- Collaborate with design and architecture teams to create test plans for highly configurable IPs meant to provide interconnectivity between components across an SOC, chiplet or multi chiplet systems
- Write UVM/SystemVerilog code to implement the test plan, checkers and scoreboards
- Collaborate with software teams to define and implement configurable testbenches
- Work with design and DV engineers to implement the test plan, debug failures, close coverage, etc.
Qualifications:
- BS/MS in Electrical Engineering, Computer Engineering or Computer Science
- 8+ years and current hands-on experience in block-level/IP-level/SOC-level verification
- Proficiency in Verilog, SystemVerilog
- Familiarity with industry-standard EDA tools for simulation and debug
- Deep experience with UVM-based testbenches
- Experience with modern programming languages like Python
- Knowledge of ARM AMBA protocols such as AXI, APB, and AHB
- Understanding of ARM CHI protocol is a plus
- Experience on working with IPs for caches, cache coherency, memory subsystems, interconnects and NOCs
- Experience with formal verification techniques, emulation platforms is a plus
- Excellent problem-solving skills and attention to detail
- Strong communication and collaboration skills
-
Senior Digital Design Verification Engineer
6 days ago
Santa Clara, United States RF-Design GmbH Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
SerDes IP Verification Engineer
5 days ago
Santa Clara, California, United States RF-Design GmbH Full timeJob SummaryWe are seeking an experienced Senior Digital Design Verification Engineer to join our team. As a key member of our verification team, you will be responsible for verifying the design and implementation of our cutting-edge SerDes IPs.Responsibilities:• Verify the design and implementation of SerDes IPs using advanced verification methodologies...
-
Design Verification Engineer
6 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
1 week ago
Santa Clara, United States Rootshell Inc Full timeHello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...
-
Design Verification Engineer
1 week ago
Santa Clara, United States Rootshell Inc Full timeHello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...
-
Design Verification Engineer
6 days ago
Santa Clara, United States Rootshell Inc Full timeHello All,Greetings from Rootshell Inc.Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact infoJob Title: Design Verification EngineerLocation: Santa Clara, CA...
-
Baya Systems | Design Verification Engineer
24 hours ago
santa clara county, United States Baya Systems Full timeJob Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...
-
SOC Design Verification Engineer
6 days ago
Santa Clara, United States Capgemini Engineering Full timeJob Role: SOC Design Verification EngineerJob location: Santa Clara CAJob Description:We are looking for SOC Design Verification Engineer who can work 100% Onsite at Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification and develop functional tests...
-
SOC Design Verification Engineer
6 days ago
Santa Clara, United States Capgemini Engineering Full timeJob Role: SOC Design Verification EngineerJob location: Santa Clara CAJob Description:We are looking for SOC Design Verification Engineer who can work 100% Onsite at Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification and develop functional tests...
-
Design Verification Engineer
3 days ago
Santa Clara, United States US Tech Solutions Full timeDuration: 12 months contractJOB DESCRIPTION:Participate in the functional verification of a Memory Controller IP and Subsystem.Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall...
-
Design Verification Engineer
3 days ago
Santa Clara, United States US Tech Solutions Full timeDuration: 12 months contractJOB DESCRIPTION:Participate in the functional verification of a Memory Controller IP and Subsystem.Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall...
-
Design Verification Engineer
6 days ago
Santa Clara, United States YOH Services LLC Full timeDesign Verification EngineerCategory: EngineeringEmployment Type: ContractReference: BH-380904Scope:Design and development of the IO subsystems for a high-performance SoC from scratch, working closely with the Architecture and RTL teams.Develop detailed block-level design specifications and plans for a high-performance IO Subsystem.Create and implement...
-
Senior Verification Expert
5 days ago
Santa Clara, California, United States RF-Design GmbH Full timeAbout the RoleWe are looking for a skilled Senior Digital Design Verification Engineer to join our team. As a key member of our verification team, you will be responsible for verifying the design and implementation of our cutting-edge SerDes IPs.Key Responsibilities:• Verify the digital design, golden models, and micro-architecture of the SerDes IPs using...
-
Senior Design Verification Engineer
2 days ago
Santa Clara, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $200m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
Design Verification Engineer
2 days ago
Santa Clara, United States Xoriant Full timeHi,Want to Connect regarding a urgent position please review below description and let me know if you are interested.Job Title: Design Verification EngineerLocation: Santa Clara, CADuration: 12+ MonthsXoriant reasonably expects the pay rate for this position to be within the following range: $75.00/hour-$85.00/hour.Duties:Excellent ability to drive tasks...
-
Design Verification Engineer
2 days ago
Santa Clara, United States Xoriant Full timeHi,Want to Connect regarding a urgent position please review below description and let me know if you are interested.Job Title: Design Verification EngineerLocation: Santa Clara, CADuration: 12+ MonthsXoriant reasonably expects the pay rate for this position to be within the following range: $75.00/hour-$85.00/hour.Duties:Excellent ability to drive tasks...
-
ASIC Design Verification Engineer
2 days ago
Santa Clara County, United States LanceSoft, Inc. Full timeLocation:- Santa Clara ,CA (Onsite)Hourly Pay Rate Range - $75.00 to $90.00/HR (Depending on working experience)Note:- Candidate must have 8+ years of experience with Design Verification , UVM, IP Design Verification.THE PERSON:You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings,...
-
ASIC Design Verification Engineer
2 days ago
Santa Clara County, United States LanceSoft, Inc. Full timeLocation:- Santa Clara ,CA (Onsite)Hourly Pay Rate Range - $75.00 to $90.00/HR (Depending on working experience)Note:- Candidate must have 8+ years of experience with Design Verification , UVM, IP Design Verification.THE PERSON:You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings,...