Design Verification Engineer
2 days ago
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
THE ROLE:
The focus of this role is to plan, build, and execute the verification of new and existing features for AMD's graphics processor IP, resulting in no bugs in the final design.
THE PERSON:
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
- Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
- Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
- Estimate the time required to write the new feature tests and any required changes to the test environment
- Build the directed and random verification tests
- Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues
- Review functional and code coverage metrics - modify or add tests or constrain random tests to meet the coverage requirements
PREFERRED EXPERIENCE:
- Proficient in IP level ASIC verification
- Proficient in debugging firmware and RTL code using simulation tools
- Proficient in using UVM testbenches and working in Linux and Windows environments
- Experienced with Verilog, System Verilog, C, and C++
- Graphics pipeline knowledge
- Developing UVM based verification frameworks and testbenches, processes and flows
- Automating workflows in a distributed compute environment.
- Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
- Strong background in the C++ language, preferably on Linux with exposure to Windows platform
- Good understanding and hands-on experience in the UVM concepts and SystemVerilog language
- Good working knowledge of SystemC and TLM with some related experience.
- Scripting language experience: Perl, Ruby, Makefile, shell preferred.
- Exposure to leadership or mentorship is an asset
- Desirable assets with prior exposure to video codec system or other multimedia solutions.
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering
LOCATION: Santa Clara
#LI-TB2
#HYBRID
At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
4 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
22 hours ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Design Verification Engineer
5 days ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Design Verification Engineer
22 hours ago
Santa Clara, United States Acceler8 Talent Full timeSoC Design Verification EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you!...
-
Hardware Design Verification Engineer
2 weeks ago
Santa Clara, California, United States Qualcomm Full timeJoin Qualcomm, a leader in wireless technology, as a Hardware Design Verification Engineer.We are seeking an experienced engineer to join our team and contribute to the development of best-in-class WLAN/WiFi solutions.This role is ideal for a motivated individual with a strong background in HDL, verification, and computational logic design.The selected...
-
Senior Digital Design Verification Engineer
4 weeks ago
Santa Clara, CA, United States RF-Design GmbH Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
Design Verification Engineer
14 hours ago
Santa Clara County, United States Baya Systems Full timeJob Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...
-
Design Verification Engineer
21 hours ago
Santa Clara County, United States Baya Systems Full timeJob Title: Senior Hardware Verification Engineer Location: Santa Clara, CAAbout the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...
-
CPU Design Verification Engineer
1 month ago
Santa Clara, California, United States Apple Full timeOverview of the RoleWe are seeking a skilled CPU DFT Verification Engineer to join our processor verification team. This highly visible role will be at the center of a chip design effort, collaborating with all subject areas and having a critical impact on getting functional products to millions of customers quickly.
-
ASIC Design Verification Engineer
1 month ago
Santa Clara, United States MRL Consulting Full timeASIC Design Verification Engineer Location: San Jose, California Role Overview: We are seeking a skilled ASIC Design Verification Engineer to provide design verification services for our System on Chip (SoC) projects. Key Responsibilities: Develop test benches using System Verilog UVM. Create test plans and test cases, including functional coverage,...
-
Design Verification Lead
22 hours ago
Santa Clara, United States Acceler8 Talent Full timeAcceler8 Talent is seeking a Design Verification Lead for one of the leading semiconductor/AI startups. This position can be based in the San Francisco Bay Area or Pittsburgh, PA.They are aiming to create the world's most energy-efficient general-purpose computer processor, utilizing technology that consumes 100 times less energy than leading ultra-low-power...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Experis Full timeOur client in the technology industry is seeking a Design Verification Engineer - Specialized to join their team. As a Design Verification Engineer - Specialized, you will be part of the Design Verification team supporting various projects. The ideal candidate will have excellent communication and presentation skills, demonstrated through technical...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Manpower Group Inc. Full timeOur client in the technology industry is seeking a Design Verification Engineer - Specialized to join their team. As a Design Verification Engineer - Specialized, you will be part of the Design Verification team supporting various projects. The ideal candidate will have excellent communication and presentation skills, demonstrated through technical...
-
Senior Design Verification Engineer
5 months ago
Santa Clara, United States Mirafra Technologies Full timeVerification of a new hardware block for dot-product based attentionCreate a constrained-random test suite to test HBM interface performanceCollaborate with the hardware team to root-cause and fix bugs identified during verificationHelp develop a post-silicon validation and bring up strategyHave a deep knowledge of Verilog and UVMHave a bachelor’s degree...
-
CPU Functional Design Verification Engineer
2 weeks ago
Santa Clara, United States CV Library Full timeOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next- computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Design Verification Engineer
22 hours ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
