Senior CPU Design Engineer

1 month ago


Santa Clara CA, United States NVIDIA Corporation Full time

Senior CPU Design Engineer page is loaded Senior CPU Design Engineer Apply locations US, CA, Santa Clara US, TX, Austin time type Full time posted on Posted 8 Days Ago job requisition id JR1976812

We are looking for a Senior CPU Design EngineerNVIDIA is seeking best-in-class CPU Design Engineers to design and implement the world’s leading CPU's and SoC's. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to pursue, that only we can take on, and that matter to the world. We have crafted a team of excellent people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

The NVIDIA CPU team is looking for inquisitive, motivated engineers with experience to build ground-breaking CPUs. As a senior member of our design team, you will be responsible for the design and implementation of high-performance, low power CPU sub-system modules. You will work closely with architects, design engineers, verification engineers, and physical design engineers teams to accomplish your tasks.

What   you   will   be   doing:

  • Drive the micro-architecture development, feasibility studies and documentation and of CPU sub-systems.

  • Implement in RTL and coordinate execution with the verification team to ensure that the design is functional.

  • Exercise logic design skills to optimize and meet performance, timing and power targets.

  • Deliver a synthesis/timing clean design while working with the physical design team ensuring a routable and physically implementable design.

  • Support hardware engineering activities including chip floor plan, power/clock distribution, chip assembly, timing closure, power and noise analysis, and back-end verification.

  • Develop flows and tools as necessary in support of design activities.

What   we   need   to   see:

  • BS or MS in electrical engineering or computer engineering (or equivalent experience).

  • 8+ years of proven experience in micro-architecture and RTL development of complex, high speed designs, ideally in CPU subsystems.

  • Exposure to Computer Architecture and Digital Systems design.

  • Highly proficient in logic design, Verilog and/or System-Verilog, with a deep understanding of physical design and VLSI.

  • Strengths in scripting languages such as Perl, Python.

  • Good communication and interpersonal skills.

The base salary range is 156,000 USD - 287,500 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. Similar Jobs (5) Senior CPU Design Engineer locations 6 Locations time type Full time posted on Posted 30+ Days Ago Senior SOC Design Engineer locations 2 Locations time type Full time posted on Posted 11 Days Ago Senior ASIC Physical Design PPA Engineer locations US, CA, Santa Clara time type Full time posted on Posted 30+ Days Ago

NVIDIA pioneered accelerated computing to tackle challenges no one else can solve. Our work in AI and the metaverse is transforming the world's largest industries and profoundly impacting society.

#J-18808-Ljbffr

  • Sunnyvale, CA, United States Baidu Full time

    Job Description: Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in: - Perform CPU development and design integration for CPU subsystem.  - Micro-architecture and design of RISC based CPU. - Explore latest...


  • Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...


  • Santa Clara, United States Tenstorrent Inc Full time

    CPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person coming into this role will help execute the verification strategy and the DV plan. This role is hybrid,based out of Austin, TX or Santa Clara, CA. Responsibilities: Execute functional and performance verification at the unit testbench level...


  • Sunnyvale, CA, United States Baidu Full time

    Job Description:Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in: - Perform CPU development and design integration for MIPS CPU subsystem.  - Explore latest technologies and be responsible for conducting...


  • Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...

  • CPU Microarchitecture

    4 weeks ago


    Santa Clara, United States Rival Inc Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...

  • CPU Microarchitecture

    3 weeks ago


    Santa Clara, United States Rivos Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...


  • Santa Clara, United States Rivos Full time

    Positions are open for full-time in the areas of CPU microarchitecture and logic design, in the areas of memory management, load/store pipeline, cache, power management, debug features, and bus interface designs. We are looking for junior to mid-level of talent, from new college grads to about ten years of experience. Responsibilities Microarchitecture...


  • Santa Clara, United States Tenstorrent Inc. Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...


  • Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...


  • Santa Clara, United States QuEST Global Full time

    Senior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...


  • Santa Clara, CA, United States Nvidia Full time

    Our technology has no boundaries! NVIDIA is building the world’s most groundbreaking and state of the art compute platforms for the world to use. It’s because of our work that scientists, researchers and engineers can advance their ideas. At its core, our visual computing technology not only enables an amazing computing experience, but it is also energy...


  • Santa Clara, United States Ampere Full time

    Design Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. The DV team at Ampere Computing comprises of stellar folks who have dedicated themselves to the art and fun of design verification. We are a tightly knitted,...


  • Santa Clara, United States NVIDIA Full time

    Senior Physical Design Methodology Engineer page is loaded Senior Physical Design Methodology Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1967201 Do you have a passion for computer gaming, virtual reality, computer vision, and artificial intelligence? Ever dream about inventing your own...


  • Santa Clara, United States Rivos Full time

    Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, and compiled memories to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the art circuit design effort, interfacing with all...


  • Sunnyvale, CA, United States Baidu Full time

    Responsibilities:  • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators.  • Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design.  • Perform initial sandbox verification,...


  • Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...