Senior RTL Design Engineer

4 weeks ago


Sunnyvale CA, United States Baidu Full time

Responsibilities:  • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators.  • Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design.  • Perform initial sandbox verification, and work with design verification team to create and execute thorough verification test plans.  • Work with physical implementation team to implement and optimize physical design to meet frequency, area, power goals.  • Collaborate with performance modelling team for performance exploration and optimization to meet performance goals. Requirements:  • 8+ yrs of recent industry experience in high-performance, energy-efficient CPU designs.  • Expertise in CPU processor designs in one or more of the following areas: instruction fetch and decode; branch prediction; register renaming and instruction scheduling; scalar and/or vector execution units; load-store unit; cache and memory subsystems.  • Knowledge of RISC-V architecture is a plus.  • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL.  • Experience with Scala and/or Chisel is a plus.  • Attention to detail and a focus on high-quality design.  • Ability to work well with others and a belief that engineering is a team sport.  • Knowledge of at least one object-oriented and/or functional programming language.  • Background of successful CPU development from architecture through tapeout. • MS/ PhD degree in EE, CE, CS or a related technical discipline, or equivalent experience.


  • RTL Design Engineer

    4 days ago


    San Jose, CA, United States US Tech Solutions Full time

    Job Title: RTL Design Engineer - Senior (US) *Duration: 12 months contract, Full-Time * Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. Guarantee quality/timely deliverables meeting...


  • San Jose, CA, United States Trilyon, Inc. Full time

    Job Description Job Description For over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Learning, and Technical Writing, we consistently exceed expectations in catering to a...

  • RTL Design Engineer

    4 days ago


    San Jose, CA, United States US Tech Solutions Full time

    Job Title: RTL Design Engineer - Senior (US)Location: San Jose, CADuration: 12 months contract, Full-TimeEmployment Type: W-2 Job Description: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the...


  • Sunnyvale, United States Wipro Full time

    RTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...


  • Sunnyvale, United States Wipro Full time

    RTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...


  • Sunnyvale, United States Wipro Full time

    RTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...


  • Santa Clara, CA, United States NVIDIA Corporation Full time

    Senior Software Engineer - RTL Design Tools page is loaded Senior Software Engineer - RTL Design Tools Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Austin US, NC, Durham time type Full time posted on Posted 2 Days Ago job requisition id JR1977788 NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999...


  • Mountain View, CA, United States NR Consulting Full time

    Job Title :- Senior RTL Design Engineer Job Location :- Mountain View CA Position Type:- Contract Education & Experience Required: 7+ years of related technical engineering experience •5+ years of experience applying digital design principles in SoC and/or IP development. •Proficient in Verilog/System Verilog coding constructs. ...


  • Santa Clara, CA, United States Saicon Consultants, Inc. Full time

    ASIC/RTL Design Engineer Successful candidates will be responsible for leading, and participating in, the design of leading edge SoCs in advanced digital CMOS processes. Our RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modeling, Development of micro-architectural...


  • Santa Clara, CA, United States Saicon Consultants, Inc. Full time

    ASIC/RTL Design Engineer Location:Santa Clara, CA Posted On: 03/15/2024 Requirement Code: 67337 Requirement Detail JOB DUTIES: The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IPs. Successful candidates will be responsible for leading, and participating in, the design of...


  • Sunnyvale, CA, United States Synopsys Full time

    Senior RTL Design Engineer All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk. At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars....


  • Sunnyvale, United States Wipro Full time

    · Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...


  • Sunnyvale, United States Wipro Full time

    · Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...


  • Sunnyvale, United States Wipro Full time

    · Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...


  • Mountain View, CA, United States Innova Solutions Full time

    Innova Solutions is immediately hiring an RTL ASIC Design Engineer Position type: Full Time Duration: Full Time Location: Mountain View, CA (Onsite) As an RTL ASIC Design Engineer, you will: Minimum Qualifications: RTL ASIC Design lead with some storage background Exp with Logic design /micro-architecture / RTL coding is a must. Expertise in...


  • Santa Clara, CA, United States NVIDIA Corporation Full time

    Senior Logic Design Engineer, Cache Coherent Interconnects page is loaded Senior Logic Design Engineer, Cache Coherent Interconnects Apply locations US, CA, Santa Clara US, TX, Austin US, OR, Hillsboro time type Full time posted on Posted 2 Days Ago job requisition id JR1975795 We are now looking for a Senior Logic Design Engineer! A s a member of our CPU...

  • Senior Design Engineer

    24 hours ago


    Santa Clara, CA, United States NVIDIA Corporation Full time

    We are now looking for a Senior Hardware Design Engineer for our Tegra group: NVIDIA is seeking passionate Senior Hardware Design Engineers to verify, design and verify the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer...

  • Senior Design Engineer

    24 hours ago


    Santa Clara, CA, United States NVIDIA Corporation Full time

    We are now looking for a Senior Hardware Design Engineer for our Tegra group: NVIDIA is seeking passionate Senior Hardware Design Engineers to verify, design and verify the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer...

  • Senior Design Engineer

    23 hours ago


    San Jose, CA, United States Edacafe Full time

    This is a full-time on-site role for a Design Verification Engineer located in Milpitas, CA. The Design Verification Engineer will be responsible for formal verification, RTL design, computer architecture, functional verification, and debugging. Qualifications Experience in formal verification, RTL design, and computer architecture Experience in functional...


  • Sunnyvale, United States Actalent Full time

    Description: Run Logic/Physical Synthesis and generate optimized Gate Level Netlist for Timing Area Power. Debug the timing/area/congestion issues and work with RTL Physical designers to resolve them. Qualifications: 10 Years of experience in backend implementation such as synthesis timing closure power analysis etc. Experience with power analysis and...