Current jobs related to Senior ASIC Timing Engineer - Santa Clara, California - NVIDIA
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design EngineerWe at IBA InfoTech are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.Job Summary:As a Senior ASIC Physical Design Engineer, you will be responsible for designing and implementing high-speed ASICs using advanced physical design techniques. You will work closely with our team of...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design Engineer Job Description: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at IBA InfoTech. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using advanced EDA tools. Responsibilities: * Design and implement high-performance...
-
Senior ASIC Verification Engineer
2 months ago
Santa Clara, California, United States Nvidia Full timeJob Title: Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our GPU memory subsystem team at NVIDIA. As a key member of our team, you will be responsible for the pre-silicon verification of our ASIC design, architecture, and golden models.Key Responsibilities:Develop and execute verification...
-
Senior ASIC Digital Design Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary:Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing high-performance ASICs using cutting-edge technologies. Key Responsibilities:Design and implement...
-
Senior ASIC Verification Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior ASIC Verification EngineerNVIDIA is seeking an experienced Senior ASIC Verification Engineer to join our team. As a key member of our verification team, you will be responsible for delivering high-quality verification solutions for our ASIC products.Key Responsibilities:Own the validation of clocking structures in Tegra SOC GPU ASIC...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...
-
Senior ASIC Design Verification Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob Title: Senior ASIC Design Verification EngineerQualcomm is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our engineering group, you will be responsible for verifying our MAC Sub-System and ensuring the highest quality deliverables.Key Responsibilities:Ownership of DV test bench and other associated...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary:We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using cutting-edge technologies and tools.Key Responsibilities:Design and implement...
-
Senior ASIC Verification Engineer
3 weeks ago
Santa Clara, California, United States Nvidia Full timeJob SummaryNVIDIA is seeking a highly skilled Senior ASIC Verification Engineer to join our team. As a key member of our Clocks Team, you will be responsible for delivering high-quality clocking and reset logic to various units in SOC and GPU ASIC.Key ResponsibilitiesOwn validation of Clocking structures in Tegra SOC GPU ASIC products from start to finish,...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ASICs for various industries.Key Responsibilities:Design and implement high-frequency ASICs with complex designs...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...
-
Senior ASIC Power Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior ASIC Power EngineerJob Description:NVIDIA is seeking a Senior ASIC Power Engineer to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior ASIC Physical Design Engineer, NetlistingNVIDIA is a leader in AI computing, and we're looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.Job Summary:We're seeking a highly skilled ASIC Physical Design Engineer, Netlisting to drive the physical design of high-frequency and low-power CPUs,...
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States Nvidia Full timeUnlock the Power of High-Frequency ClocksNVIDIA is seeking a talented Senior ASIC Design Engineer to join our team of innovators. As a key member of our Clocks team, you will collaborate with architects, ASIC designers, and verification engineers to design high-frequency clocks for our cutting-edge GPUs and CPUs.Key Responsibilities:Design and develop...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Santa Clara, California, United States Capgemini Full timeJob Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. The ideal candidate will have extensive experience in designing and implementing high-frequency ASICs, with a strong focus on physical design and verification.Key Responsibilities: Chip level floor planning,...
-
Senior ASIC Verification Engineer
4 weeks ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in innovative connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a scalable and customizable...
-
Senior ASIC Power Design Engineer
2 months ago
Santa Clara, California, United States NVIDIA Full timeJob Summary:NVIDIA is seeking a highly skilled Senior ASIC Power Engineer to join our team. As a key member of our GPU ASIC team, you will be responsible for designing and developing innovative hardware, GPU, and system designs to enhance performance and efficiency.Key Responsibilities:Develop and implement power-efficient RTL designs in collaboration with...
Senior ASIC Timing Engineer
2 months ago
NVIDIA is a pioneering technology company that has consistently pushed the boundaries of innovation over the past two decades. Our groundbreaking invention of the GPU in 1999 revolutionized the PC gaming market, redefined modern computer graphics, and transformed parallel computing. More recently, our GPU deep learning technology has ignited the modern AI era, marking a new frontier in computing.
Job SummaryWe are seeking a highly skilled ASIC Timing Engineer to join our dynamic and growing team. As a key member of our organization, you will play a critical role in driving timing analysis and closure of our GPUs, CPUs, DPUs, and SoCs at the block, cluster, and full-chip levels.
Key Responsibilities- Drive timing analysis and closure of Nvidia's GPUs, CPUs, DPUs, and SoCs at block level, cluster level, and/or full chip level.
- Collaborate with PD, DFX, Clocks, and other teams to develop timing closure strategies, create timing constraints, drive timing and power convergence, and implement ECOs.
- Apply knowledge and experience to improve timing convergence flows, working closely with methodology teams.
- BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years of experience or MS (or equivalent experience) with 2+ years of experience in Timing and STA.
- Hands-on experience in full-chip/sub-chip Static Timing Analysis (STA) and timing convergence, timing constraints generation and management.
- Expertise in analysis and fixing of timing paths through ECOs, including crosstalk and noise analysis.
- Expertise and in-depth knowledge of industry-standard STA and timing convergence tools.
- Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging timing in these nodes.
- Background in domain-specific STA and timing convergence, such as GPUs, CPUs, DPUs/Network processors, or SoCs.
- Understanding of DFT logic and experience with DFT timing closure for various modes, e.g., scan, BIST, etc.
- Understanding and timing closure of digital logic/macros in AMS designs/IPs.
- Experience in methodology and/or flow development as well as automation.
NVIDIA is widely recognized as a leader in AI computing and is one of the most desirable employers in the technology industry. We have a talented and dedicated team of individuals who are passionate about innovation and excellence. If you are a creative and autonomous professional looking for a challenging and rewarding opportunity, we encourage you to apply.
The base salary range for this position is $128,000 - $258,750. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. You will also be eligible for equity and benefits.
NVIDIA is committed to fostering a diverse and inclusive work environment and is an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law.