Current jobs related to Senior Formal Verification Engineer - Santa Clara - Disability Solutions
-
Silicon Logic Formal Verification
2 months ago
Santa Clara, United States Rivos Full timePositions are open for full-time and co-op/internship roles in the areas of formal verification of CPU, Fabric, and Accelerator design Responsibilities As a Formal Verification Engineer, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator design. ...
-
Senior Verification Specialist
4 days ago
Santa Clara, California, United States Mindlance Full timeJob Title : Design Verification Engineer - Specialized (US)Location : Santa Clara, CADuration : Long termJob Description**About the Role**:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. This senior role will challenge you to drive IP verification, UVM, and SystemVerilog...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
4 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
3 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Verification Engineering Lead
3 weeks ago
Santa Clara, California, United States Manpower Group Inc. Full timeAbout the Role">We are seeking a Principal Verification Specialist to join our team in Santa Clara. In this role, you will provide technical direction to execution teams, define verification plans, and comprehend AMS, Firmware, and design specs. Your primary responsibility will be to collaborate with other functional leads to develop and execute a robust...
-
Verification Engineering Lead
4 days ago
Santa Clara, California, United States Mindlance Full timeOverviewMindlance is an Equal Opportunity Employer and does not discriminate in employment on the basis of Minority/Gender/Disability/Religion/LGBTQI/Age/Veterans.About this JobWe're looking for a highly skilled verification engineer to join our team as a Senior Verification Specialist. As a seasoned expert in IO/PHY verification, you will play a key role in...
-
Senior Verification Specialist
3 days ago
Santa Clara, California, United States Apple Inc. Full timeJob OverviewAs a Formal Verification Engineer at Apple Inc., you will play a critical role in ensuring the quality and reliability of our next-generation processors and system-on-chip (SoC) designs. You will work collaboratively with world-class design engineers to develop formal micro-architecture specifications, craft novel verification solutions, and...
-
Senior PCIe Verification Engineer
3 weeks ago
Santa Clara, California, United States Yoh Full timeJob Title: Senior PCIe Verification EngineerDescription:We are seeking a highly skilled Senior PCIe Verification Engineer to join our team at Yoh, a Day & Zimmermann company. As a key member of our engineering team, you will be responsible for designing and implementing verification environments for PCIe-based systems.About the Job:This is a contract...
-
santa clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
santa clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Verification Expert
4 days ago
Santa Clara, California, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeAbout the RoleThis Design Verification Engineer position is an exciting opportunity to lead verification efforts for our cutting-edge projects.The successful candidate will have a proven track record of driving IP verification, UVM, and SystemVerilog, with significant success in IO/PHY verification.Main Responsibilities:Leverage your technical expertise to...
-
LanceSoft, Inc. | Design Verification Engineer
2 weeks ago
santa clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Senior/Staff GPU Verification Engineer
3 days ago
Santa Clara, United States Intel Full timeJob Details:Job Description: Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are...
Senior Formal Verification Engineer
1 month ago
NVIDIA is looking for Formal Verification Engineer to help verify the design and implementation of industry’s leading CPUs and other High Performance Computing Solutions. As a Formal Verification Engineer, you will play a key role in ensuring the functional correctness and completeness of our next generation chip designs. You will collaborate with a team of highly skilled engineers to develop and implement formal verification methodologies using formal verification tools, define the verification scope, and ensure design correctness. You will employ advanced formal techniques to obtain sufficiently bounded proofs while working with architects, designers, and pre- & post-silicon verification teams to accomplish your tasks.What will you be doing:Identify key behaviors for verification to write clear testplans for complex designs.Implement testplans using the latest formal techniques, including the development of environment assumptions, assertions and cover properties.Develop abstraction models to overcome complexity challenges and obtain full proofs, or bounded proofs with sufficient coverage.Drive tools to realize their best performance.Debug RTL to identify causes of failure scenarios.Contribute to flow and script development to improve team efficiency.Articulate formal verification coverage of the design to partners.What we are looking for:BS (or equivalent experience)/MS/PhD with 7+ years of experience in CS/CE/EE/Mathematics.Solid understanding of GPU/CPU architectures and designs.Strong analytical skills to solve complex problems.Knowledge of formal verification methodologies and techniques.Able to implement abstraction techniques for effective verification.Hands-on experience with Verilog / System Verilog HDLs, temporal logic assertions, and able to understand complex RTL quickly.Excellent command of scripting using TCL, Perl, and Python.Preferable experience with Formal Verification Tools (eg. Jasper Gold, VC Formal )Excellent interpersonal skills, able to effectively collaborate and work with members of a distributed team.NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most resourceful and talented people in the world working for us. If you're creative, autonomous and love a challenge, we want to hear from youThe base salary range is 156,000 USD - 247,250 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
