LanceSoft, Inc. | Senior Design Verification Engineer
6 days ago
Pay rate range: $85/hr to $107/hr on W2.
Job description:
• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.
THE ROLE:
We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new directions, network with our world-class design/DV teams.
THE PERSON:
You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.
KEY RESPONSIBILITIES:
• Define verification plan, and provide technical direction to execution teams
• Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.
• Create UVM/SystemVerilog based testbenches and tests.
• Make sure that design is bug free.
• Lead Formal verification.
• Support Post-Si teams for Product Performance, Power and functional issues debug/resolution
PREFERRED EXPERIENCE:
• IO/PHY knowledge.
• Formal verification expertise.
• Firmware experience.
• Excellent communication, management, and presentation skills.
• Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
ACADEMIC CREDENTIALS:
• Bachelor’s or Master’s degree in related discipline preferred
Employee Benefits:
At LanceSoft, full time regular employees who work a minimum of 30 hours a week or more are entitled to the following benefits:
· Four options of medical Insurance
· Dental and Vision Insurance
· 401k Contributions
· Critical Illness Insurance
· Voluntary Permanent Life Insurance
· Accident Insurance
· Other Employee Perks
About LanceSoft
LanceSoft is rated as one of the largest staffing firms in the US by SIA. Our mission is to establish global cross-culture human connections that further the careers of our employees and strengthen the businesses of our clients. We are driven to use the power of our global network to connect businesses with the right people, and people with the right businesses without bias. We provide Global Workforce Solutions with a human touch.
EEO Employer
LanceSoft is a certified Minority Business Enterprise (MBE) and an equal opportunity employer. We prohibit discrimination and harassment of any kind based on race, color, sex, religion, sexual orientation, national origin, disability, genetic information, pregnancy, or any other protected characteristic as outlined by federal, state, or local laws.
This policy applies to all employment practices within our organization, including hiring, recruiting, promotion, termination, layoff, recall, leave of absence, compensation, benefits, training, and apprenticeship. LanceSoft makes hiring decisions based solely on qualifications, merit, and business needs at the time.
-
santa clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
santa clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
santa clara, United States LanceSoft, Inc. Full timeKEY RESPONSIBILITIES:• Define verification plan, and provide technical direction to execution teams• Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.• Create UVM/SystemVerilog based testbenches and tests.• Make sure that design is bug free.• Lead Formal verification.•...
-
Senior Design Verification Engineer
2 days ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States LanceSoft, Inc. Full timePay rate range: $85/hr to $107/hr on W2.Job description:• Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This...
-
Senior Design Verification Engineer
1 month ago
Santa Clara, United States LanceSoft, Inc. Full timeKEY RESPONSIBILITIES:• Define verification plan, and provide technical direction to execution teams• Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.• Create UVM/SystemVerilog based testbenches and tests.• Make sure that design is bug free.• Lead Formal verification.•...
-
santa clara, United States LanceSoft, Inc. Full timeLocation:- San Francisco Bay Area (Onsite)Hourly Pay Rate Range - $60.00 to $90.00/HR (Depending on working experience)Note:-Candidate must have 8+ years of working experience Job Description: Work closely with logic design team to define physical architecture and drive physical aspects during the design cycle.Collaborate across teams (physical design, logic...
-
ASIC Design Verification Engineer
2 days ago
Santa Clara County, United States LanceSoft, Inc. Full timeLocation:- Santa Clara ,CA (Onsite)Hourly Pay Rate Range - $75.00 to $90.00/HR (Depending on working experience)Note:- Candidate must have 8+ years of experience with Design Verification , UVM, IP Design Verification.THE PERSON:You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings,...
-
ASIC Design Verification Engineer
6 days ago
Santa Clara County, United States LanceSoft, Inc. Full timeLocation:- Santa Clara ,CA (Onsite)Hourly Pay Rate Range - $75.00 to $90.00/HR (Depending on working experience)Note:- Candidate must have 8+ years of experience with Design Verification , UVM, IP Design Verification.THE PERSON:You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings,...
-
Santa Clara, California, United States LanceSoft, Inc. Full timeLanceSoft, Inc. is seeking a highly skilled Senior Design Verification Engineer to join our team.About the RoleWe are looking for an experienced professional who can define verification plans, provide technical direction to execution teams, and lead formal verification efforts. As a key member of our team, you will work closely with other functional leads to...
-
Design Verification Engineer
2 days ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Design Verification Engineer
6 days ago
Santa Clara, United States LanceSoft, Inc. Full timePay Rate- $90 - $100 hourly on W2Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.THE ROLE:We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch...
-
Design Verification Engineer
5 days ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
santa clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Design Verification Engineer
2 months ago
Santa Clara, United States netPolarity, Inc. (Saicon Consultants, Inc.) Full timeRole: Design Verification EngineerLocation: Santa Clara, CA (onsite)Duration: 12 contractJob Description: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new...
-
Senior Digital Design Verification Engineer
4 weeks ago
Santa Clara, CA, United States RF-Design GmbH Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
Senior Principal Design Verification Expert
2 weeks ago
Santa Clara, California, United States Marvell Semiconductor, Inc. Full timeAbout Marvell Semiconductor, Inc.Marvell Semiconductor, Inc. is a leading provider of innovative semiconductor solutions that empower the data infrastructure of the modern world. From enterprise to cloud and AI, automotive, and carrier architectures, our cutting-edge technology enables new possibilities and transforms industries.We are a purpose-driven...
-
Senior Design Verification Engineer
2 days ago
Santa Clara, United States Quest Global Full timeSenior Design Verification Engineer Experience Level: 7-20+ Years JOB DESCRIPTION 1: Sunnyvale CAGeneral DV skills, someone who can understand the specs, work with designers, write SV tests, and good at debug. Experience in writing testcase using c/c++ for ARM cores. Debugging test failures in C and SV-UVM mixed environment. JOB DESCRIPTION 2: Sunnyvale CADV...
-
Senior Design Verification Engineer
6 days ago
Santa Clara, United States Quest Global Full timeSenior Design Verification Engineer Experience Level: 7-20+ Years JOB DESCRIPTION 1: Sunnyvale CAGeneral DV skills, someone who can understand the specs, work with designers, write SV tests, and good at debug. Experience in writing testcase using c/c++ for ARM cores. Debugging test failures in C and SV-UVM mixed environment. JOB DESCRIPTION 2: Sunnyvale CADV...
