Silicon Logic Formal Verification
3 weeks ago
Positions are open for full-time and co-op/internship roles in the areas of formal verification of CPU, Fabric, and Accelerator design
Responsibilities
- As a Formal Verification Engineer, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator design.
In this position, you will: - Work with architects and RTL design engineers to identify, specify, and verify artifacts amenable to formal analysis.
- Prove functional and security properties of the design, find design bugs, and work closely with design teams to deliver high-quality designs.
- Develop sound formal abstract models for verifying system-level properties like deadlock freedom and non-starvation using formal methods.
- Develop innovative flows using formal methods in conjunction with simulation-based techniques for effective bug hunting.
- Develop reusable and scalable proof techniques.
- As a Formal Verification Engineer, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator design.
- Solid understanding of formally specifying and analyzing temporal assertion properties.
- Hands-on experience using model checking tools.
- Experience with interactive theorem provers is a plus.
- Excellent problem-solving skills, along with strong written and verbal communication abilities.
- Excellent organizational skills and high self-motivation.
- Ability to communicate and work well with different design teams.
PhD, Master's Degree, or Bachelor's Degree in a technical subject area.
-
Silicon Logic Formal Verification
1 month ago
Santa Clara, United States Rivos Full timePositions are open for full-time and co-op/internship roles in the areas of formal verification of CPU, Fabric, and Accelerator design **Responsibilities**: - As a Formal Verification Engineer, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator...
-
Staff Silicon Design Engineer
5 days ago
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Staff CPU Verification Engineer
5 days ago
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Infinity Fabric Verification Engineer
5 days ago
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Silicon Design Engineer
2 weeks ago
Santa Clara, United States Tekwissen Full timePosition: Senior Silicon Design Engineer Location: Santa Clara, CA 95054 Duration: 6 Months (can be extended) Job Type: Contract Work Type: Onsite Pay Rate: $53 - 79/Hourly/W2 Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. Our client is a manufacturer of electronic instruments and...
-
Senior Post Silicon Hardware Engineer
4 weeks ago
Santa Clara, United States NVIDIA Full timeSenior Post Silicon Hardware Engineer page is loaded Senior Post Silicon Hardware Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1975824 NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern...
-
CPU Unit Verification Engineer
1 month ago
Santa Clara, United States Tenstorrent Inc Full timeCPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person coming into this role will help execute the verification strategy and the DV plan. This role is hybrid,based out of Austin, TX or Santa Clara, CA. Responsibilities: Execute functional and performance verification at the unit testbench level...
-
Sr. Silicon Design Engineer
5 days ago
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Design Verification Engineer
4 days ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Senior Design Verification Engineer
1 month ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Senior Design Verification Engineer
3 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Staff Engineer, CPU Unit Verification
3 days ago
Santa Clara, United States Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Senior Design Verification Engineer
6 days ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
-
Staff Engineer, CPU Unit Verification
3 weeks ago
Santa Clara, United States Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Senior ASIC Design Verification Engineer
3 days ago
Santa Clara, United States Palo Alto Networks Full timeCompany Description Our Mission At Palo Alto Networks® everything starts and ends with our mission: Being the cybersecurity partner of choice, protecting our digital way of life. Our vision is a world where each day is safer and more secure than the one before. We are a company built on the foundation of challenging and disrupting the way things are done,...
-
Design Verification Engineer
3 days ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System...
-
Design Verification Engineer
20 hours ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System...
-
Design Verification Engineer
23 hours ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...