Principal Design Verification Engineer

3 weeks ago


Austin, United States Tenstorrent Full time

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. Experienced engineer focused on Fabric / Memory Subsystem verification for high-performance CPUs. The person coming into this role will work on a server class Fabric unit. This role is hybrid, based out of Austin, TX, Santa Clara, CA, Boston, MA or Toronto, Ontario. Responsibilities: Functional and performance verification of the Fabric unit for a from-scratch high performance CPU while working closely with Architecture and RTL team Develop detailed block level verification plans for a high-performance Fabric Design and develop reusable block level testbench components in SV, UVM and C++, that include microarchitectural models, monitors, checkers Develop random and directed stimulus that spans pre-silicon, emulation and post-silicon domain Evaluate and integrate open-source toolchains into the DV flow Develop DV environment, tools and infrastructure to enable functional verification for pre-silicon, emulation and post-silicon Work with design, test and post silicon validation teams to ensure high quality delivery of the Fabric / Mem Subsystem block Experience and qualifications: BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of experience Strong background and experience with high performance OOO CPU microarchitecture especially with load/store, caches and memory subsystem Experience working on a Fabric for a CPU, GPU based systemKnowledge of industry standard protocols such as CHI, AXI, ACE, Tilelink, CMN Architectural understanding of memory ordering, cache coherency protocols, memory consistency, multi-processors and fabric topologies Significant experience debugging RTL and DV in a simulation environment Verification methodologies and techniques – Simulation/debug, TB development, stimulus, checking, coverage, infrastructure, tools Experience with C++ / SV / UVM as well as scripting languages Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator) Strong problem solving and debug skills across various levels of design hierarchies Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set

by the U.S. government. Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject toU.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee informationand/or documentation will be required and considered as Tenstorrent moves through the employment process. If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government. If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded.

#J-18808-Ljbffr



  • Austin, United States SambaNova Systems Full time

    The era of pervasive AI has arrived.  In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model,...


  • Austin, United States Insight Global Full time

    Insight Global is hiring a Principal Verification Engineer for a leading Semiconductor company's microcontrollers and microprocessors digital IP team. The digital IP team develops best in class digital IPs for Automotive business and Advanced microcontrollers which offer sensor and processing technology that drives all aspects of the secure connected cars of...


  • Austin, United States NXP Semiconductors Full time

    Senior/Principal IP Verification Engineer page is loaded Senior/Principal IP Verification Engineer Apply locations Austin (Oakhill, Office) time type Full time posted on Posted 30+ Days Ago job requisition id R-10042485 Job Description Design Verification Engineer Business Line Description: MCU/MPU Engineering Digital IP team defines and develops components...


  • Austin, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...


  • Austin, United States ARM Full time

    Are you ready for a new and exciting challenge? If you are a self-motivated verification engineer with experience PCIe and looking to make a difference in an innovative and inclusive team, you’ve come to the right place! Arm System IP enables designers to build Arm AMBA systems that are high performance, power efficient and reliable. Configurable for many...


  • Austin, United States Roman Health Pharmacy LLC Full time

    Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State. At...


  • Austin, United States CesiumAstro Full time

    Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State. At...


  • Austin, United States ARM Full time

    The Role Are you ready for a new and exciting challenge? If you are a self-motivated verification engineer with experience PCIe and looking to make a difference in an innovative and inclusive team, you've come to the right place! Arm System IP enables designers to build Arm AMBA systems that are high performance, power efficient and reliable. Configurable...


  • Austin, United States ARM Full time

    The Role Are you ready for a new and exciting challenge? If you are a self-motivated verification engineer with experience PCIe and looking to make a difference in an innovative and inclusive team, you've come to the right place! Arm System IP enables designers to build Arm AMBA systems that are high performance, power efficient and reliable. Configurable...


  • Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...


  • Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...


  • Austin, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a...


  • Austin, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...


  • Austin, United States Nexperia Full time

    Principal Design Engineer page is loaded Principal Design Engineer Apply locations Dallas Santa Clara Phoenix Austin Greensboro time type Full time posted on Posted 30+ Days Ago job requisition id R-20008707 Job Title : Principal Analog Design Engineer with PMIC Experience Job Summary: We are seeking a talented and experienced Analog Design Engineer with...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat! What you'll...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginner or a seasoned professional, Id love to chat! What you'll do: Work closely with...


  • Austin, United States NR Consulting Full time

    Job Title: Design Verification Engineer Duration: FTE / Permanent Hiring Location: Austin TX or San Jose CA (Need Local Onsite)Description: Description As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •Triage regression failures and make...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...