Design Verification Engineer
2 weeks ago
LOCATION: Austin, TX or San Jose, CA or San Diego, CA
DURATION: 1 year
PAY RANGE: $90 - $120/hr
TOP SKILLS:
• Current state-of-the-art testbench development such as UVM methodology
• Experience in design verification with UVM and SystemVerilog is a MUST
• 5-15 year's industry experience in a design verification role.
COMPANY:
Our client, a multinational electronics company is recruiting for a Design Verification Engineer. If you meet the qualifications listed, please Apply Now
Description:
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.
Responsibilities
• Triage regression failures and make testbench updates
• Debug functional errors in RTL model using simulation and debug tools.
• Maintain efficient and clean regression status
• Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification.
• Review Architecture and Micro-Architecture specifications.
• Closely work with Architects and RTL designers.
• Define, maintain and execute unit level and/or Cluster level verification testplans.
• Generate and run Testcases on logic simulation models.
• Code Functional coverage models and System Verilog assertions.
• Drive Functional Coverage and Code coverage to closure.
• Integrate C++ reference model into Scoreboards
Requirements:
• 5-15 year's industry experience in a design verification role.
• Proficient in System Verilog/UVM/OVM, OOP/C++
• Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
• Experience with code coverage and functional coverage driven verification methodology. • Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench.
• Excellent working knowledge of scripting languages such as Python or Perl.
• Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
• Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
• Strong debugging skills
• Strong programming skills with good understanding of algorithms and data structures
• Good verbal and written communication skills.
IND 123
-
Design Verification Engineer
5 days ago
Austin, United States Correct Designs Full timeDesign Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...
-
Design Verification Engineer
4 weeks ago
Austin, United States Correct Designs Full timeDesign Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...
-
Design Verification Engineer
2 weeks ago
Austin, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a...
-
Design Verification Engineer
1 week ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat! What you'll...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginner or a seasoned professional, Id love to chat! What you'll do: Work closely with...
-
Design Verification engineer
5 days ago
Austin, United States NR Consulting Full timeJob Title: Design Verification Engineer Duration: FTE / Permanent Hiring Location: Austin TX or San Jose CA (Need Local Onsite)Description: Description As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •Triage regression failures and make...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Xoriant Corporation Full timeJob Title: Design Verification Engineer #368877Duration: 12+ months (Possible Extension-Long Term Project)Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite)DescriptionAs a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. ResponsibilitiesTriage regression...
-
Design Verification Engineer
2 weeks ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite) Duration: Long-term Position Overview: 12+ years of relevant experience in Verification. Experience with System Verilog and UVM. Deep understanding of constrained randomization and the development of efficient test suites. Work with DV team and designers to build verification...
-
Design Verification Engineer
2 weeks ago
Austin, United States Axiom Global Technologies, Inc. Full timeRole: Design Verification EngineerLocation: AUSTIN , TX OnsiteDuration :10+ Months Requirements:8+ years of experience in UVM based verification.System Verilog assertions experienceFamiliarity with C/C++ model integration in verification environmentsDebug skills at IP and subsystem level.Good to have:GLS verification knowledgeLow power UPF verificationARM...
-
Design Verification Engineer
4 weeks ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a plus. Education:...
-
Design Verification Engineer
2 months ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Design Verification Engineer
2 months ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Design Verification Engineer
2 days ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Senior Design Verification Engineer
2 weeks ago
Austin, United States Tessolve Full timeJob Title: Senior Design Verification Engineer Location: Austin, Texas About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market...
-
Design Verification Engineer
2 days ago
Austin, United States 5V Tech | Certified B Corp™ Full timeStaff-level SoC Design Verification EngineerAustin, TX, USAUp To $230,000 Per Year + 15% Bonus, RSUs, Other BenefitsPermanent, Full-timeHybrid Working Flexibility - Remote PotentialPassionate about building the future of the connected world? Join the Mission-Critical Wireless Revolution with this global Semiconductor Leader today!This company are pioneers in...