Design Verification Engineer

3 weeks ago


Austin, United States Correct Designs Full time
Design Verification Engineer

Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.

Correct Designs is NOT the typical contracting, staff augmentation firm. Our engineers have respected long term roles with generous hourly rates in excellent team environments. A typical contract may last 3 years, although we have shorter and even longer term work available. We are well respected in the Design Verification community with clients always seeking new CDI engineers. If you need a few months off between contracts you can take that break and know there will be plenty of work available when you return. If you like the stability of always working, simply move to the next contract with little time off. Correct Designs does provide health care and retirement plan benefits.

We are based in Austin, Texas with clients throughout the US. There are opportunities for both in-person and remote work.

Our current positions are filled but we have clients looking for skilled CDI engineers on a regular bases. Please submit your resume so we can match you up with upcoming projects.

Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.

RESPONSIBILITIES:
  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Debug regression fails
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes
REQUIRED SKILLS AND EXPERIENCE:
  • 3 or more years of proven verification experience in a hardware development setting
  • Strong background in SystemVerilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies
DESIRED SKILLS:
  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domains such as formal verification, RTL design, or software development

EDUCATION:

Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science

  • Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...


  • Austin, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a...


  • Austin, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat! What you'll...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginner or a seasoned professional, Id love to chat! What you'll do: Work closely with...


  • Austin, United States NR Consulting Full time

    Job Title: Design Verification Engineer Duration: FTE / Permanent Hiring Location: Austin TX or San Jose CA (Need Local Onsite)Description: Description As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •Triage regression failures and make...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...


  • Austin, United States Platform Recruitment Full time

    Design Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...


  • Austin, United States Zenex Partners Full time

    DescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • Austin, United States Zenex Partners Full time

    DescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • Austin, United States Zenex Partners Full time

    DescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • Austin, United States Xoriant Corporation Full time

    Job Title: Design Verification Engineer #368877Duration: 12+ months (Possible Extension-Long Term Project)Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite)DescriptionAs a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. ResponsibilitiesTriage regression...


  • Austin, United States ACL Digital Full time

    Position: Design Verification Engineer Location: Austin, TX (Onsite) Duration: Long-term Position Overview: 12+ years of relevant experience in Verification. Experience with System Verilog and UVM. Deep understanding of constrained randomization and the development of efficient test suites. Work with DV team and designers to build verification...


  • Austin, United States Axiom Global Technologies, Inc. Full time

    Role: Design Verification EngineerLocation: AUSTIN , TX OnsiteDuration :10+ Months Requirements:8+ years of experience in UVM based verification.System Verilog assertions experienceFamiliarity with C/C++ model integration in verification environmentsDebug skills at IP and subsystem level.Good to have:GLS verification knowledgeLow power UPF verificationARM...


  • Austin, United States ACL Digital Full time

    Position: Design Verification Engineer Location: Austin, TX (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a plus. Education:...


  • Austin, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...


  • Austin, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...


  • Austin, United States Tessolve Full time

    Job Title: Senior Design Verification Engineer Location: Austin, Texas About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market...


  • Austin, United States 5V Tech | Certified B Corp™ Full time

    Staff-level SoC Design Verification EngineerAustin, TX, USAUp To $230,000 Per Year + 15% Bonus, RSUs, Other BenefitsPermanent, Full-timeHybrid Working Flexibility - Remote PotentialPassionate about building the future of the connected world? Join the Mission-Critical Wireless Revolution with this global Semiconductor Leader today!This company are pioneers in...


  • Austin, United States 5V Tech | Certified B Corp™ Full time

    Staff-level SoC Design Verification EngineerAustin, TX, USAUp To $230,000 Per Year + 15% Bonus, RSUs, Other BenefitsPermanent, Full-timeHybrid Working Flexibility - Remote PotentialPassionate about building the future of the connected world? Join the Mission-Critical Wireless Revolution with this global Semiconductor Leader today!This company are pioneers in...