Design Verification Engineer
3 weeks ago
Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.
Design Verification Engineer Responsibilities
- Work with researchers and architects defining verification plans for each of the different core IP.
- Define and track detailed test plans for the different modules and top levels.
- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
- Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
- Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
- Track record of 'first-pass success' in ASIC development cycles.
- 5+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.
- 5+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
- Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
- Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
- Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.
- Experience in development of UVM based verification environments from scratch.
- Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
- Experience with revision control systems like Mercurial(Hg), Git or SVN.
- Experience with low power design.
- Experience working across and building relationships with cross-functional design, model and emulation teams.
Start preparing
Learn about how to prepare for your interview with our interview guide, tips, and interactive experiences.
Visit interview prep
-
Design Verification Engineer
3 days ago
Sunnyvale, United States META Full timeReality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our...
-
Design Verification Engineer
5 days ago
Sunnyvale, United States META Full timeSummary: Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human...
-
Design Verification Engineer
1 month ago
Sunnyvale, United States NR Consulting Full timeJob Title: Design Verification Engineer Duration: 12 mos + Possible extension Location: : Sunnyvale CADescription:•Strong DV background (test plan development, test writing, SystemVerilog, UVM)Duties: Write and augment existing testplans. Implement testbench and scoreboards / checkers. Implement test sequences as per plan and debug failures Achieve 100%...
-
ASIC Engineer, Design Verification
5 days ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
5 days ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC Engineer, Design Verification
2 days ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...
-
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineering Manager, Design Verification
1 month ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
Sunnyvale, United States META Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
Design Verification Engineer, Silicon Engineering
21 hours ago
Sunnyvale, United States META Full timeMeta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human...
-
Cellular SOC Design Verification Engineer
4 days ago
Sunnyvale, United States Apple Full timeCellular SOC Design Verification Engineer Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of...
-
Principal Design Verification Engineer
2 days ago
Sunnyvale, United States Space Exploration Technologies Corporation Full timeAt SpaceX were leveraging our experience in building rockets and spacecraft to deploy Starlink, the worlds most advanced broadband internet system. Starlink is the worlds largest satellite constellation and is providing fast, reliable internet to Engineer, Verification, Design, Principal, Electrical Engineer, Computer Engineer, Technology
-
Networking ASIC Design Verification Engineer
3 days ago
Sunnyvale, United States Cerebras Full timeSunnyvale, CA Cerebras has developed a radically new chip and system to dramatically accelerate deep learning applications. Our system runs training and inference workloads orders of magnitude faster than contemporary machines, fundamentally changing the way ML researchers work and pursue AI innovation. We are innovating at every level of the stack – from...
-
AI Silicon Design Verification Engineer
3 days ago
Sunnyvale, United States Cerebras Full timeCerebras has developed a radically new chip and system to dramatically accelerate deep learning applications. Our system runs training and inference workloads orders of magnitude faster than contemporary machines, fundamentally changing the way ML researchers work and pursue AI innovation. We are innovating at every level of the stack – from chip, to...
-
AI Silicon Design Verification Engineer
3 days ago
Sunnyvale, United States CEREBRAS SYSTEMS INC. Full timeCerebras has developed a radically new chip and system to dramatically accelerate deep learning applications. Our system runs training and inference workloads orders of magnitude faster than contemporary machines, fundamentally changing the way ML researchers work and pursue AI innovation. We are innovating at every level of the stack – from chip, to...
-
AI Silicon Design Verification Engineer
5 days ago
Sunnyvale, United States CEREBRAS SYSTEMS INC. Full timeCerebras has developed a radically new chip and system to dramatically accelerate deep learning applications. Our system runs training and inference workloads orders of magnitude faster than contemporary machines, fundamentally changing the way ML researchers work and pursue AI innovation. We are innovating at every level of the stack – from chip, to...
-
ASIC Design Verification Engineer
3 days ago
Sunnyvale, United States Sql Pager LLC Full timeASIC Design Verification Engineer Client Overview Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...
-
Senior Design Verification Engineer
1 month ago
Sunnyvale, United States Intuitive Surgical Full timeJob DescriptionPrimary Function of Position: Verification of FPGA’s on daVinci systems for RTL functional correctnessRoles & Responsibilities:Starting from testplanning to closing verification using coverage metricsTestbench development from scratch and modifying existing testbench infrastructure to verify new featuresWorking closely with the design team...
-
Senior Design Verification Engineer
1 month ago
Sunnyvale, California, United States Intuitive Surgical Full timeJob DescriptionPrimary Function of Position: Verification of FPGA's on daVinci systems for RTL functional correctnessRoles & Responsibilities:Starting from testplanning to closing verification using coverage metricsTestbench development from scratch and modifying existing testbench infrastructure to verify new featuresWorking closely with the design team to...
-
ASIC Formal Verification Engineer
3 days ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Formal Verification Engineer Location Sunnyvale, CA (Onsite) Client: LTTS/Meta Full Time Only ASIC Engineer, Formal Verification Responsibilities Provide technical leadership in Formal Verification Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level Work...