Current jobs related to Design Verification Engineer - Sunnyvale - META

  • Design Verification Engineer

    2 months ago

    Sunnyvale, United States META Full time

    Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human...

  • Design Verification Engineer

    2 weeks ago

    Sunnyvale, United States META Full time

    Design Verification Engineer Apply to this job Location pin icon Sunnyvale, CA •Redmond, WA •Austin, TX •San Diego, CA + 3 more - Hide Apply to this job Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving...

  • ASIC Design Verification Engineer

    1 month ago

    Sunnyvale, United States META Full time

    Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...

  • Senior Design Verification Engineer

    1 day ago

    Sunnyvale, California, United States Amazon Full time

    Job Title: Senior Design Verification EngineerAmazon Lab126 is an inventive research and development company that designs and engineers high-profile consumer electronics. We are seeking a highly skilled Senior Design Verification Engineer to join our advanced engineering and research team.Job SummaryWe are looking for a self-driven individual who can work...

  • Senior Design Verification Engineer

    1 day ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Sr. Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Sr. Design Verification Engineer, you'll play a critical role in ensuring the success of our cutting-edge projects, including the Starlink satellite constellation and our reusable...

  • ASIC Engineer, Design Verification

    2 weeks ago

    Sunnyvale, United States META Full time

    ASIC Engineer, Design Verification Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • Design Verification Engineer

    4 weeks ago

    Sunnyvale, United States Programmers.io Full time

    Title – Design Verification EngineerLocation- Sunnyvale, CA and Austin, TXTerm- FulltimeJob Description:Design Verification Engineering ServicesTestbench development – System Verilog Universal Methodology (“UVM”), Python, and C testsIntegration/development of C tests/Application Programming Interface (“APIs”) and software build flowIntegration of...

  • Design Verification Engineer

    5 days ago

    Sunnyvale, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at Apple. As a key member of our silicon design group, you will be responsible for verifying high-throughput, complex cellular baseband modems and transceiver link controllers.Key ResponsibilitiesCraft highly reusable premier UVM test benchesImplement coverage-driven...

  • Senior Design Verification Engineer

    11 hours ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...

  • ASIC Design Verification Engineer

    3 weeks ago

    Sunnyvale, United States META Full time

    ASIC Design Verification Engineer Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • Senior Design Verification Engineer

    5 days ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...

  • Design Verification Engineer

    2 weeks ago

    Sunnyvale, United States Apple Full time

    Do you have a passion for invention and self-challenge? Do you thrive on pushing the limits of whats considered feasible? As part of our team, you will be responsible for and contribute to verifying high-throughput, complex cellular baseband modems Verification, Design, Engineer, Architect, Technology, Business Services

  • Wireless Design Verification Engineer

    3 weeks ago

    Sunnyvale, United States Apple Full time

    Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...

  • Wireless Design Verification Engineer

    2 months ago

    Sunnyvale, United States Apple Full time

    To view your favorites, sign in with your Apple ID. Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level,...

  • Design Verification Engineer

    4 days ago

    Sunnyvale, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled Design Verification Engineer to join our team at Apple. As a key member of our silicon design group, you will be responsible for verifying high-throughput, complex cellular baseband modems and transceiver link controllers.Key ResponsibilitiesDesign and productize state-of-the-art cellular baseband modems and RF...

  • Wireless Design Verification Engineer

    14 hours ago

    Sunnyvale, California, United States Apple Full time

    Wireless Design Verification EngineerAt Apple, we're looking for a skilled Wireless Design Verification Engineer to join our growing wireless silicon development team. As a key member of our organization, you'll be responsible for pre-silicon RTL verification of communication subsystems, including MAC, PHY, and interfaces.Key Responsibilities:Develop...

  • ASIC Engineer, Design Verification

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Engineer, Design Verification

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • ASIC Design Verification Engineer

    14 minutes ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled ASIC Design Verification Engineer to join our Infrastructure organization at Meta. As a key member of our team, you will be responsible for developing and implementing IP and System On Chip (SoC) verification plans, building verification test benches, and driving design verification to closure.Key...

  • Wireless Design Verification Engineer

    3 days ago

    Sunnyvale, California, United States Apple Full time

    Wireless Design Verification EngineerAt Apple, we're committed to innovation and excellence in wireless technology. As a Wireless Design Verification Engineer, you'll play a critical role in ensuring the quality and reliability of our wireless communication systems.Key Responsibilities:Develop and implement verification plans for wireless communication...

Design Verification Engineer

4 months ago

Sunnyvale, United States META Full time

Summary:

Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Meta’s Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art graphics, vision and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art graphics IPs.

Required Skills:

Design Verification Engineer Responsibilities:

  1. Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Computer Vision IP’s optimized for XR products and use-cases, defining verification methodologies for each of the different core IPs.

  2. Define, track, and lead the execution of detailed test plans for the different modules and top levels.

  3. Implement scalable test benches including checkers, reference models, coverage groups in System Verilog.

  4. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.

  5. Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.

  6. Support hand-off and integration of blocks into larger SOC environments.

  7. Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Minimum Qualifications:

Minimum Qualifications:

  1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

  2. 10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification.

  3. 10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.

  4. Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.

  5. Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.

  6. Track record of 'first-pass success' in ASIC development cycles.

Preferred Qualifications:

Preferred Qualifications:

  1. Masters in Electrical Engineering or Computer Science.

  2. Experience in development of UVM based verification environments from scratch.

  3. Experience with Design verification of AR/VR applications like Computer Vision/Graphics/Display.

  4. Experience with revision control systems like Mercurial(Hg), Git.

  5. Experience with low power design.

  6. FPGA implementation and debug experience.

  7. Experience in verification of numerical compute based designs.

Public Compensation:

$173,000/year to $249,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.