Current jobs related to Design Verification Engineer - San Jose - Zenex Partners

  • Design Verification Engineer

    8 hours ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job Summary:We're looking for a highly experienced Design Verification Engineer to lead the functional verification strategy of complex...

  • Design Verification Engineer

    6 days ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job SummaryWe're looking for a highly experienced Verification Engineer to lead the design verification strategy for complex System IP...

  • Design Verification Engineer

    1 week ago

    San Jose, California, United States Kaygen Full time

    Design Verification EngineerKaygen is a leading provider of top talent for technology-based staffing services. We specialize in delivering high-volume contingent staffing, direct hire staffing, and project-based solutions to companies worldwide.Job Title: Design Verification EngineerLocation: Bay Area (Mountain View or San Jose, CA)Duration: Full-timeJob...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Nexus Semiconductor Recruitment Full time

    We are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes. Responsibilities: Develop and maintain test benches using industry-standard...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Nexus Semiconductor Recruitment Full time

    We are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes.Responsibilities:Develop and maintain test benches using industry-standard...

  • Design Verification Engineer

    1 week ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: Design Verification EngineerLeadStack Inc. is a leading provider of contingent workforce solutions, partnering with top Fortune 500 brands. We're seeking a skilled Design Verification Engineer to join our team.Job SummaryWe're looking for a highly experienced verification engineer to lead the development of functional verification strategies for...

  • Design Verification Engineer

    1 month ago

    San Jose, United States ACL Digital Full time

    Position: Design Verification Engineer Location: San Jose/Austin (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Canvendor Full time

    Job Title: Design Verification Engineer Job Location: San Jose, CA(Onsite) Type: Contract Duration: 12+ Months Job Description: Triage regression failures and make testbench updates. Debug functional errors in RTL model using simulation and debug tools. Maintain efficient and clean regression status. Develop Scalable System Verilog/UVM testbenches for unit...

  • Lead Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Sql Pager LLC Full time

    Job Title: Lead Design Verification EngineerJob Summary:We are seeking a highly skilled Lead Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our engineering team, you will be responsible for leading the design verification efforts on complex semiconductor products.Key Responsibilities:Lead the verification efforts on PCIe...

  • ASIC Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Broadcom Corporation Full time

    Job DescriptionBroadcom Corporation is seeking a highly skilled Verification Engineer to contribute to the development of complex System-on-Chip (SOC) designs for Touch Controllers and Wireless Charging Chips.Key ResponsibilitiesVerification Environment Development: Design and architect block and full-chip verification environments using Hardware...

  • ASIC Design Verification Engineer

    4 days ago

    San Jose, California, United States ESR Healthcare Full time

    {"title": "ASIC Design Verification Engineer", "content": "Job SummaryWe are seeking an experienced ASIC Design Verification Engineer to join our team in San Jose. As a key member of our ASIC Verification Team, you will be responsible for creating and bringing to market next-generation automotive camera video/vision processors.ResponsibilitiesDevelop test...

  • Lead IC Verification Application Engineer

    10 hours ago

    San Jose, California, United States Cadence Design Systems Full time

    About Cadence Design SystemsCadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property to design advanced semiconductor chips. Our mission is to create technologies that enable our customers to create revolutionary products and experiences.Job Title: Lead IC Verification Application...

  • Design Verification Engineer

    2 months ago

    San Jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...

  • Design Verification Engineer

    3 days ago

    san jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...

  • GPU Design Verification Engineer

    6 minutes ago

    San Jose, California, United States LeadStack Inc. Full time

    Job Title: GPU Design Verification EngineerWe are seeking a highly skilled GPU Design Verification Engineer to join our team at LeadStack Inc. As a GPU Design Verification Engineer, you will play a critical role in ensuring the quality of our GPU architecture.Job Summary:The successful candidate will have a deep understanding of verification techniques,...

  • AI Design Verification Engineer

    2 months ago

    San Jose, United States CV Library Full time

    Overview: WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...

  • ASIC Design Verification Engineer

    2 hours ago

    San Jose, California, United States Broadcom Corporation Full time

    Job Description:You will be part of a team responsible for the development of complex System-on-Chip (SOC) designs, specifically targeting Touch Controllers and Wireless Charging Chips. As a Verification Engineer, your primary focus will be on ensuring the quality and reliability of these complex designs.Key Responsibilities:Design and develop verification...

  • Design Verification Engineer

    3 days ago

    san jose, United States Mastech Digital Full time

    Job Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Canvendor Full time

    Job Title: Design Verification EngineerJob Location: San Jose, CA(Onsite)Type: ContractDuration: 12+ MonthsJob Description:Triage regression failures and make testbench updates.Debug functional errors in RTL model using simulation and debug tools.Maintain efficient and clean regression status.Develop Scalable System Verilog/UVM testbenches for unit level...

  • Staff Engineer, Design Verification

    2 months ago

    San Jose, United States GreenWave™ Radios Full time

    Job DescriptionJob DescriptionInnoPhase Inc., DBA GreenWave™ Radios, is at the forefront of innovation in Open RAN digital radios. Our cutting-edge solutions, powered by the Hermes64 RF SoC, are designed to enhance network energy efficiency while dramatically reducing operational expenses, with purpose-built silicon that is the heart of ORAN-based active...

Design Verification Engineer

4 months ago

San Jose, United States Zenex Partners Full time

Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office)

As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug tools. Maintain efficient and clean regression status Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. Review Architecture and Micro-Architecture specifications. Closely work with Architects and RTL designers. Define, maintain and execute unit level and/or Cluster level verification testplans. Generate and run Testcases on logic simulation models. Code Functional coverage models and System Verilog assertions. Drive Functional Coverage and Code coverage to closure.

Requirement 5-15 year’s industry experience in a design verification role. Proficient in System Verilog/UVM/OVM, OOP/C++ Knowledge of GPU, experience with Shader, Texture, or Memory System a plus Experience with code coverage and functional coverage driven verification methodology. Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench. Current state-of-the-art testbench development such as UVM methodology Experience in design verification with UVM and SystemVerilog is a MUST Excellent working knowledge of scripting languages such as Python or Perl. Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines. Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development. Strong debugging skills Strong programming skills with good understanding of algorithms and data structures Good verbal and written communication skills.

#J-18808-Ljbffr