![Mindlance](https://media.trabajo.org/img/noimg.jpg)
ASIC Power Engineer
4 days ago
Job Description: Must be available to work onsite in Sunnyvale, CA
Role: ASIC Power Engineer
DUTIES
ASIC Power Engineer to perform power analysis and optimizations in ASIC for Metas AR/VR products. Areas of interests include Graphics or Machine Learning. Primary languages are Python, tcl and SystemVerilog.
RESPONSIBILITIES
Perform RTL and netlist level Power analysis
Perform post-processing and scripting on report log files for format conversion, data analysis and information extraction
Setup, run, debug and analyze reports of ASIC flows (Synthesis, PD, Power, Timing)
Implement some blocks at RTL and UPF
Ability to document and communicate clearly.
MINIMUM QUALIFICATIONS
10+ Years of experience as an ASIC Power engineer, or CAD Engineer/Physical Design engineer
Experience with power estimation tools and synthesis, some physical design
Knowledge of power trade-offs in design and back end implementation
Hands-on experience in scripting, data analysis
BS in Electrical Engineering/Computer Science or equivalent experience
Is this position eligible for remote work? NO
PREFERRED QUALIFICATIONS
Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules)
Python, Perl (or similar) scripting and data-post-processing tools
Excel (or Matlab) for model fitting, data visualization and analysis
Experience in low power design, tools and methodologies including power intent UPF specifications
Silicon Power Characterization
Some power profiling experience at IP/SoC level
Comments for Suppliers: The candidate should be familiar with PrimePower/PP-RTL/PowerArtist and Python.
PREFERRED QUALIFICATIONS:
RTL Design, Physical Design
10+ years of experience
Power Engineer- power estimation
Scripting for the overall power flow (Python and TCL)
Experience with power estimation tools
Work with XFN teams
Prime Power, Prime Power RTO
PTPX
Fusion compiler
Verdi
Power masidology
ARVR devices- power is critical aspect
2 rounds (Background and basic knowledge about power analysis, then scripting- coder pad test for python)
#J-18808-Ljbffr
-
ASIC Power Engineer
6 days ago
Sunnyvale, United States Ursus Inc Full timeJOB TITLE: ASIC Power Engineer LOCATION: Onsite in Sunnyvale, CA DURATION: 6 month contract PAY RANGE: $94 - $104/hour TOP 3 SKILLS: Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules) Should know how to use Python, Perl (or similar) scripting and data-post-processing tools Experience in low power design, tools and...
-
ASIC Power Engineer
2 weeks ago
Sunnyvale, United States Ursus Inc Full timeJOB TITLE: ASIC Power Engineer LOCATION: Onsite in Sunnyvale, CA DURATION: 6 month contract PAY RANGE: $94 - $104/hour TOP 3 SKILLS: Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules) Should know how to use Python, Perl (or similar) scripting and data-post-processing tools Experience in low power design, tools and...
-
ASIC Engineer, Power
3 weeks ago
Sunnyvale, United States Meta Inc Full timeMeta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer,...
-
ASIC Engineer, Power
3 weeks ago
Sunnyvale, United States Meta Inc Full timeSummary: Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
ASIC Engineer, Power
1 week ago
Sunnyvale, California, United States META Full timeSummary:Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
ASIC Engineer, Power
4 weeks ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
ASIC Engineer, Implementation
6 days ago
Sunnyvale, United States Meta Inc Full timeSummary: Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
Principal ASIC Engineer
2 months ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL ASIC ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging...
-
Principal ASIC Engineer
3 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL ASIC ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging...
-
ASIC Engineer, Implementation
16 hours ago
Sunnyvale, United States Meta Inc Full timeMeta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer, Implementation...
-
ASIC Engineer, Implementation
2 weeks ago
Sunnyvale, United States META Full timeMeta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer, Implementation...
-
ASIC Engineer, Implementation
1 week ago
Sunnyvale, California, United States META Full timeMeta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer, Implementation...
-
RTL ASIC Design Engineer
6 days ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
2 months ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
3 weeks ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
ASIC Engineer
2 weeks ago
Sunnyvale, United States Juniper Networks Full timeENGINEERING- Juniper Networks in Sunnyvale, CA seeks ASIC Engineer: Define, architect, code, and deliver complex digital designs and verification suites/tests for ASICs. Develop block level verification environment using Universal Verification Methodology (UVM) and System Verilog. Part-time telecommuting allowed. $184,000/yr. - $211,200/yr. Email res (must...
-
Design Engineer V
1 week ago
Sunnyvale, United States Aditi Consulting Full timeSummary: ASIC Power Engineer to perform power analysis and optimizations in ASIC for AR/VR products. Areas of interests includes Machine Learning. Primary languages are Python, TCL and System Verilog. Responsibilities: Perform PPA optimization with Fusion compiler. Perform RTL and netlist level Power analysis Perform post-processing and scripting on...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
-
ASIC Engineer, Design
3 weeks ago
Sunnyvale, California, United States Facebook Full timeMeta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...
-
Senior ASIC Design Engineer
1 week ago
Sunnyvale, United States Wipro Full time8+years of hands-on Verilog programming experience for ASIC, with proficiency in front-end Cadence tools and methodologies, along with a demonstrable track record of delivering complex RTL logic designs for multi-million gate high speed processors/ASICs. Knowledge of high speed compute (e.g. floating point vector processing units (VPU), GPU shader hardware...