Current jobs related to ASIC Engineer, Implementation - Sunnyvale - META

  • ASIC Implementation Engineer

    3 days ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled ASIC Implementation Engineer to join our Infrastructure organization at Meta. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.ResponsibilitiesRun Logic/Physical Synthesis using advanced optimization techniques...

  • ASIC Engineer, Implementation Specialist

    3 days ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled ASIC Front-End Implementation Engineer to join our Infrastructure organization at Meta. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.ResponsibilitiesRun Logic/Physical Synthesis using advanced optimization...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Wipro Full time

    Job Summary: We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for delivering complex ASIC designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming language and Cadence tools.Develop and...

  • Senior ASIC Design Engineer

    7 days ago

    Sunnyvale, California, United States Wipro Full time

    Job DescriptionWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. The ideal candidate will have a strong background in Verilog programming and experience in designing complex RTL logic designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programmingDevelop and...

  • Senior ASIC Design Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesDevelop and implement advanced ASIC...

  • ASIC Engineer, Design

    3 weeks ago

    Sunnyvale, United States META Full time

    ASIC Engineer, Design Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge machine learning ASICs, capable of world class Inference and Training performance. We are looking for talented individuals with deep experience that span...

  • Senior ASIC Design Engineer

    4 days ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key ResponsibilitiesExplore and develop innovative ASIC...

  • Senior Principal ASIC Design Engineer

    2 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...

  • Senior ASIC Design Engineer

    4 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Job Title: Senior ASIC Engineer Sr StaffWe are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a key member of our Silicon Systems Technology Group (SST), you will be responsible for delivering high-speed ASICs for large, complex systems.Responsibilities:Architect and develop block-level verification environments for...

  • Senior ASIC Physical Design Engineer

    3 days ago

    Sunnyvale, California, United States SpaceX Full time

    Join Our Team as a Physical Design Engineer for StarlinkAt SpaceX, we're pushing the boundaries of space technology and exploring new frontiers. As a Physical Design Engineer for Starlink, you'll play a critical role in developing cutting-edge silicon for our satellite constellation.Responsibilities:Design and implement physical design methodologies and...

  • Senior ASIC Physical Design Engineer

    11 hours ago

    Sunnyvale, California, United States SpaceX Full time

    Join Our Team as a Physical Design Engineer for StarlinkAt SpaceX, we're pushing the boundaries of space technology and connectivity. As a Physical Design Engineer for Starlink, you'll play a critical role in developing cutting-edge silicon for our satellite constellation.Responsibilities:Design and implement physical design methodologies and automation...

  • Senior Principal ASIC Design Engineer

    5 days ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our Hardware Compute Group at Amazon. As a key member of our team, you will be responsible for designing and developing hardware accelerator IP to be deployed in a range of Amazon devices.Key ResponsibilitiesDesign and develop hardware accelerator IP in Verilog HDL, working...

  • Senior ASIC Design Engineer

    6 days ago

    Sunnyvale, California, United States META Full time

    Job DescriptionMeta is seeking a talented ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.ResponsibilitiesExplore and develop complex SoC and IP architecturesDevelop...

  • ASIC Engineer, Design Verification

    3 weeks ago

    Sunnyvale, United States META Full time

    ASIC Engineer, Design Verification Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design...

  • ASIC Design Verification Engineer

    2 days ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will play a critical role in building innovative ASIC solutions for our data center applications.Responsibilities:Develop functional tests based on verification test...

  • Senior ASIC Design Verification Engineer

    4 days ago

    Sunnyvale, California, United States Juniper Networks Full time

    Unlock Your Potential as an ASIC Verification Engineer at Juniper NetworksAre you a skilled ASIC verification engineer looking for a challenging role in a fast-paced environment? Do you have a passion for delivering high-quality verification solutions for complex systems? If so, we have an exciting opportunity for you to join our team at Juniper...

  • Machine Learning ASIC Engineer, Architecture

    3 weeks ago

    Sunnyvale, United States META Full time

    Machine Learning ASIC Engineer, Architecture Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is seeking an ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our...

  • Machine Learning ASIC Engineer, Architecture

    2 weeks ago

    Sunnyvale, United States META Full time

    Machine Learning ASIC Engineer, Architecture Apply to this job Location pin icon Sunnyvale, CA •Austin, TX Apply to this job Meta is seeking an ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our...

  • Senior ASIC Design Engineer

    4 days ago

    Sunnyvale, California, United States META Full time

    Job Title: Senior ASIC Design EngineerMeta is seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our design team, you will be responsible for architecting state-of-the-art machine learning accelerators for Meta's data centers.Responsibilities:Collaborate with AI/ML experts to design and develop machine learning...

ASIC Engineer, Implementation

4 months ago

Sunnyvale, United States META Full time

Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.

ASIC Engineer, Implementation Responsibilities

  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities.
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
  • Perform RTL Lint and work with the Designers to create waivers.
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults.
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC.
  • Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC.
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks.
  • Develop Power Intent Specification in UPF for the multi-Vdd designs.
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback.
Minimum Qualifications
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • Experience with RTL Synthesis and design optimization for Power, Performance, Area.
  • Knowledge of front-end and back-end ASIC tools.
  • Experience with RTL design using SystemVerilog or other HDL.
  • Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
  • Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments.
  • Experience with communicating across functional internal teams and vendors.
Preferred Qualifications
  • Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC.
  • 5+ years of experience in Design Integration and Front-End Implementation.
  • Synthesis Background, Timing Constraints Development, Floorplanning and STA.
  • Experience Knowledge of RTL coding using Verilog/System Verilog.
  • Knowledge of Timing/physical libraries, SRAM Memories.
  • Experience with Power, Performance, Area Analysis and techniques for reducing power.
  • Knowledge of Low power design.
  • Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools.
  • Scripting and programming experience using Perl/Python, TCL, and Make.


Start preparing
Learn about how to prepare for your interview with our interview guide, tips, and interactive experiences.
Visit interview prep