Current jobs related to ASIC Physical Design Engineer - San Jose - Infinera


  • San Jose, California, United States LIV Design Collective LLC Full time

    Job DescriptionCompany OverviewLIV Design Collective LLC is a dynamic and innovative company that specializes in designing and developing cutting-edge technology solutions. Our team is passionate about creating products that make a real impact on people's lives.Job SummaryWe are seeking a highly skilled and experienced Senior ASIC Physical Design Engineer to...


  • San Jose, California, United States Cadence Design Systems Full time

    About the RoleCadence Design Systems is seeking a highly skilled Senior ASIC Design Engineer to join our Palladium ASIC development team. As a key member of our team, you will be responsible for designing and developing complex ASICs for our industry-leading emulation platform.Key ResponsibilitiesDesign and develop complex ASICs for the Palladium emulation...


  • San Jose, California, United States Cadence Design Systems Full time

    About the RoleCadence Design Systems is seeking a highly skilled Principal Design Engineer to join our PHY Design team. As a core member of this team, you will play a critical role in the development of advanced semiconductor chips that enable our customers to create revolutionary products and experiences.Key ResponsibilitiesDesign and develop high-speed...


  • San Jose, California, United States Liv Design Collective Full time

    Job DescriptionWe are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Liv Design Collective. As a key member of our design team, you will be responsible for developing the next generation of mining ASICs, working closely with digital designers and mixed signal designers to overcome complex challenges in block level physical...


  • San Jose, California, United States Mirafra Technologies Full time

    About the RoleMirafra Technologies is seeking a highly skilled Senior Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for contributing to the development of automated design methodologies for ASIC physical design.Key ResponsibilitiesDesign and implement ASIC physical design flows, including synthesis,...


  • San Jose, California, United States Mirafra Technologies Full time

    Job Title: Lead Physical DesignMirafra Technologies is seeking a highly skilled Lead Physical Design Engineer to join our team.Job SummaryWe are looking for a seasoned physical design engineer to lead our ASIC design methodologies and contribute to the development of innovative design tools. The ideal candidate will have a strong background in digital...


  • San Jose, California, United States CV Library Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at CV Library. As a key member of our dispersed team covering the U.S. and Canada, you will have the opportunity to work remotely and contribute to the development of cutting-edge bitcoin mining rigs.About the RoleThis is a unique opportunity to pioneer the next...


  • San Jose, California, United States Block USA Full time

    Unlock Your Potential as an ASIC Physical Design EngineerAt Block USA, we're on a mission to empower economic growth and innovation through cutting-edge technology. As a Senior ASIC Physical Design Engineer, you'll play a crucial role in designing the next generation of mining ASICs, ensuring timing, integration, and physical verification.Key...


  • San Jose, California, United States Infinera Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Infinera. As a key member of our design team, you will be responsible for developing control subsystems in large mixed signal ASICs.Key ResponsibilitiesCollaborate with system architects to define control plane specifications and micro-architecture.Design and develop RTL...


  • San Jose, California, United States Cadence Design Systems Full time

    Palladium ASIC Development Team MemberThe Palladium ASIC development team is responsible for creating industry-leading emulation platforms used for complex custom silicon designs. As a key member of this team, you will contribute to the development of ASI-Cs that go into the Palladium emulation platform.Key Responsibilities:Design and develop ASI-Cs for the...


  • San Jose, California, United States Infinera Full time

    Job Title: ASIC Design EngineerInfinera is a global leader in innovative networking solutions, providing cutting-edge hardware and software for fiber-based connectivity. Our customers include top-tier service providers, data center operators, and government agencies worldwide.About the RoleThis is an exciting opportunity to work on the development of large...


  • San Jose, California, United States Square Full time

    Job DescriptionWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at Block. As a senior member of our design team, you will be responsible for developing the next generation of mining ASICs, working closely with logic designers and mixed signal designers to ensure timely and efficient design implementation.The ideal candidate will...

  • ASIC Design Engineer

    4 weeks ago


    San Jose, United States Cisco Systems, Inc. Full time

    Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafe, social interest groups,...


  • San Jose, California, United States Cisco Systems, Inc. Full time

    About the RoleCisco Systems, Inc. is seeking a highly skilled Senior ASIC Design Engineer to join our team in developing a unified silicon architecture for web scale and service provider networks.Key ResponsibilitiesDesign Specifications: Author design specifications and participate in micro-architecture specification reviews.RTL Implementation: Implement...

  • ASIC Design Engineer

    9 hours ago


    San Jose, California, United States Infinera Full time

    About InfineraInfinera is a global leader in innovative networking solutions, serving top-tier service providers, data center operators, and enterprises worldwide.Job DescriptionWe are seeking an experienced ASIC Design Engineer to join our team in San Jose, CA. As a key member of our design team, you will be responsible for developing and delivering...


  • San Jose, California, United States Block USA Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Block USA. As a key member of our design team, you will be responsible for developing the next generation of mining ASICs, working closely with digital designers and mixed signal designers to overcome complex design challenges.Key ResponsibilitiesPerform...


  • San Jose, California, United States Cisco Full time

    About the RoleCisco is seeking a highly skilled Physical Design Engineer to join our Silicon One development organization in San Jose, CA. As an ASIC Implementation Technical Lead, you will be responsible for driving Design-for-Test requirements early in the design cycle and working closely with Front-end RTL teams and backend physical design teams to...

  • ASIC Design Engineer

    4 months ago


    San Jose, United States Infinera Full time

    Description Title: ASIC Design Engineer Location: San Jose, CA Responsibilities · Control subsystem development in large mixed signal ASICs · Work with system architect to define control plane spec / micro-architecture and RTL development · Design size/timing/power optimization via micro-architecture/RTL/Synthesis · Layout support for...


  • San Jose, California, United States Manpower Engineering Full time

    Job Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and developing advanced node ASICs.Key Responsibilities:Design and develop analog/mixed-signal ASICs in advanced nodesManage PDK libraries and drive migration of design...

  • ASIC Design Engineer

    3 weeks ago


    San Jose, United States The Panther Group Full time

    We are a global leader in the Semiconductor space and are looking to bring on an experienced ASIC Design Engineer to join our team. Specifically, we are looking for someone with ASIC experience, in addition to previous Verilog and hands on experience with Python and C.Requirements:3+ years of ASIC design experiencePrevious Verilog experienceExperience with;...

ASIC Physical Design Engineer

3 months ago


San Jose, United States Infinera Full time

CA Pay Range (Annual):

At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible for equity grants, discretionary bonuses, or commission payments. The amount of these incentives is based on the terms of the Company's incentive plans, the Company's financial performance, and/or individual employee job performance.

Infinera also offers paid leave, medical,

dental, and vision coverage, 401(k), life, and disability insurance and to

eligible employees.

Infinera is a global supplier of innovative networking solutions. Our customers include the leading service providers, data center operators, internet content providers (ICPs), cable operators, enterprises, and government agencies worldwide, including 9 of the top 10 Tier 1 service providers and 6 of the top 7 ICPs. We design, develop and deliver hardware and software for fiber-based connectivity solutions that span access, aggregation, metro, long haul, and submarine network. Our industry-leading, trendsetting edge-to-core solutions provide the foundation for many of the world's largest and most demanding networks that generate billions in service revenue for our customers.

Title: ASIC Physical Design Engineer

Location: San Jose, CA

  • Your Key Responsibilities Would Include:
  • Perform physical implementation steps including floor planning, place and route, power/clock distribution for congestion analysis and timing closure at block level as well as full chip
  • Work with logic designers to drive feasibility studies and explore design trade-off for physical design closure
  • Perform technical evaluations of vendor, process nodes and IP and provide recommendations
  • Develop physical design methodologies and automation scripts for various implementation steps from Synthesis to GDSII
  • Perform static timing analysis, create timing constraints and validation, critical path analysis, timing closure and timing sign-off

    Education & Experience Necessary For Success:
  • 5+ years of experience in ASIC physical design flow and methodologies in 5/7nm and 16nm process nodes
  • Has solid knowledge of full design cycle from RTL to GDSII and understanding of underlaying concepts of IC design, implementation flows and methodologies for deep submicron design
  • Experience with EDA Place & Route tools like ICC2 or Innovus or similar tools and Timing tools like Primetime or similar
  • Scripting experience in TCL, python or perl
  • Candidates must have a Bachelor's Degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics with very good academics..


#LI-SR2

Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, disability status, protected veteran status, or any other characteristic protected by law. Infinera complies with all applicable state and local laws governing nondiscrimination in employment.