Static Timing Analysis Physical Design
2 weeks ago
Title : Static Timing Analysis Physical Design
6 Months contract with possibility of extension
Location - San Jose (Hybrid)
Rate - $80 to $120 per hour
Overview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.
Responsibilities:
- Strong understanding of digital design concepts, including synthesis, timing analysis, and formal verification.
- Expert in Synopsys timing analysis tool Primetime.
- Experience in timing ecos using Synopsys and other tools.
Functional Activities:
- Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs.
Technical Skills:
- Familiarity with scripting languages like TCL, Perl, or Python for automation tasks.
- Knowledge of ASIC design flow, including front-end and back-end processes.
Industry Specific Experience:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- Ability to collaborate effectively in a team environment and communicate complex technical concepts clearly.
- Understanding of semiconductor fabrication processes and how they influence IC design.
Hybrid Work: This role is Hybrid within the US, with availability required from 8 AM to 5 PM in the candidate's local time zone.
Interview Process:
- Behavioral and situational questions
- Request for case studies or work samples
- Scenario-based questions
- Technical questioning on Physical Design STA Engineer tools and processes
If you are a motivated individual with a passion for creative project management and a drive for excellence, we encourage you to apply. Join our team and contribute to exciting projects in a collaborative and innovative environment.
-
Static Timing Analysis Physical Design
2 weeks ago
San Jose, United States Zenex Partners Full timeTitle : Static Timing Analysis Physical Design6 Months contract with possibility of extensionLocation - San Jose (Hybrid)Rate - $80 to $120 per hourOverview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Static Timing Analysis Physical Design
2 weeks ago
San Jose, United States Zenex Partners Full timeTitle : Static Timing Analysis Physical Design6 Months contract with possibility of extensionLocation - San Jose (Hybrid)Rate - $80 to $120 per hourOverview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Static Timing Analysis Physical Design
2 weeks ago
San Jose, United States Zenex Partners Full timeTitle : Static Timing Analysis Physical Design6 Months contract with possibility of extensionLocation - San Jose (Hybrid)Rate - $80 to $120 per hourOverview: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Static Timing Analysis Physical Design
2 weeks ago
San Diego, United States Zenex Partners Full timeTitle : Static Timing Analysis Physical Design If you are interested in applying for this job, please make sure you meet the following requirements as listed below. 6 Months contract with possibility of extension Location - San Jose (Hybrid) Rate - $80 to $120 per hour Overview: Perform static timing analysis (STA) and timing optimization, generate and...
-
Physical Design Engineer
3 days ago
San Jose, United States Tata Consultancy Services Full timeTechnical/FunctionalSkills: BS/MS in ElectricalEngineering or Computer Science 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure. Standard PnR andsignoff tools and their capabilities Understanding of basicpower Analysis and power integrity Analysis Excellent Englishverbal and written...
-
Physical Design Engineer
3 days ago
San Jose, United States Sintegra Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Physical Design Engineer
5 days ago
San Jose, United States Sintegra Inc. Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Physical Design Engineer
4 days ago
San Jose, United States Sintegra Inc. Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Physical Design Engineer
4 days ago
San Jose, United States Sintegra Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Physical Design Engineer
4 weeks ago
San Jose, United States Tata Consultancy Services Full timeTechnical/FunctionalSkills: BS/MS in ElectricalEngineering or Computer Science 6+ year minimum ofhands-on experience in ASIC design and design constraints level synthesis, placeand route, timing closure. Standard PnR andsignoff tools and their capabilities Understanding of basicpower Analysis and power integrity Analysis Excellent Englishverbal and written...
-
GPU Physical Design Engineer
2 days ago
San Jose, United States Intel Full timeJob Details: Job Description: Are you interested to work in a fast paced, leading edge environment with endless possibilities of innovating and learning, then our Graphics Hardware IP Team (GHI) team has an opportunity for you. In GHI we are passionate about delivering best-in-class visual experiences that enable users to immerse themselves in a new visual...
-
Physical Design Engineer
4 weeks ago
San Jose, United States Diverse Lynx Full timeTechnical/Functional Skills: BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal...
-
Physical Design Engineer
3 days ago
San Jose, United States Diverse Lynx Full timeJob Description BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal and written...
-
Physical Design STA Engineer
2 weeks ago
San Jose, United States Xoriant Corporation Full timeHi, This is Himanshu from Xoriant, sharing the below job description for one of our open requirements, please have a look and let me know your valuable feedback along with your updated resume and best time to reach you. Job Position: Physical Design STA EngineerJob Location: San Jose, CA (Hybrid)Job Duration: 6+ Months Contract Job Description: Sr. STA...
-
Physical Design STA Engineer
3 weeks ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Physical Design STA Engineer
3 weeks ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Physical Design STA Engineer
3 weeks ago
San Jose, United States Zenex Partners Full timePhysical Design STA EngineerLocation:- San Jose, CA (Hybrid Schedule)Duration:- 6 MonthsPay rate:- $80 - $120/hr W2.Responsibilities of Physical Design STA EngineerPerform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for...
-
Senior Physical Design Engineer
4 weeks ago
San Jose, United States Cadence Design Systems Full timePrincipal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...
-
Physical Design Engineer
2 days ago
San Jose, CA, United States Sintegra Inc. Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation...
-
STA Physical Design Engineer
3 days ago
San Jose, United States Ursus Inc Full timeSTA Physical Design Engineer LOCATION : San Jose, CA (hybrid 3 days onsite) DURATION: 6+ Months Description: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. - Strong understanding of digital design...