ASIC Design Engineers

2 weeks ago


Santa Clara, United States P Chappel Associates Inc Full time

Front-End ASIC Design Engineer - Milpitas, CA

Unique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. The Front-End ASIC Design Engineer will be a key person in this growing design department. Micro-architecture experience is required. Great opportunity to work on current, ongoing and upcoming new projects. Hybrid remote/onsite position.

Primary responsibilities include:

Support customer’s design through all phases of ASIC execution.
Ensure designs meets product performance requirements by performing related tasks. Contribute to microarchitecture, RTL design, synthesis, and timing closure.
Ensure deadline for project milestones are met.
Work effectively with internal teams, including verification, FPGA, Firmware and physical design teams, some globally.
Display a results-focused attitude and accomplish Company/Team-goals.



Required/Desired Qualifications:



Bachelor’s Degree in EE or similar degree, MS preferred
3-8++ years of professional design experience
Front-end ASIC design and Micro-architecture experience are keys. SoC experience is greatly preferred, but candidates having strong, recent front-end ASIC design will be considered.
SOC design experience - integrate IP’s into SoC’s for customers
Hands-on ASIC front-end design, ideally in design services environments (product backgrounds acceptable)
Experience interfacing with customers and full-lifecycle of major projects in a small environment is required
Skills Required / Preferred – Micro-architecture at module/sub-system/chip-level; digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings; integration of IPs/modules/sub-systems designed by internal/external teams; experience using AMBA bus protocols; System Verilog experience; Lint and CDC analysis; timing analysis; excellent debug skills; customer support
Teamwork, dedication, collaborative, strong communications and interpersonal skills
Ability to meet stringent deadlines and project timelines
Skills Desired - Experience in at least few of these: CPU (preferably, ARM), or GPU, or DSP; low-power design and verification; peripheral interfaces such as CSI, I3C, USB, PCIe; FPGA; image/video processing



  • Santa Clara, United States Palo Alto Networks Full time

    This role is a contract assignment at Palo Alto Networks. Contractors will not be employed by Palo Alto Networks but through our trusted staffing partners. Palo Alto Networks is looking for a ASIC Physical Design Engineer - Contractor to work with the ASIC team and is a great opportunity for a talented individual who has the desire to associate with a...


  • Santa Clara, California, United States Qualcomm Full time

    Job OverviewWe are seeking a highly skilled and experienced Senior ASIC Design Engineer Lead to join our team at Qualcomm. This role will be responsible for leading the design and development of advanced ASICs, collaborating with cross-functional teams, and ensuring the successful execution of projects.


  • Santa Clara, United States MRL Consulting Full time

    ASIC Design Verification Engineer Location: San Jose, California Role Overview: We are seeking a skilled ASIC Design Verification Engineer to provide design verification services for our System on Chip (SoC) projects. Key Responsibilities: Develop test benches using System Verilog UVM. Create test plans and test cases, including functional coverage,...


  • Santa Clara, California, United States Qualcomm Full time

    Job DescriptionWe are seeking a highly skilled and experienced Senior ASIC Design Verification Engineer to lead our design verification team in the development of cutting-edge wireless connectivity products. As a key member of our Engineering Group, you will be responsible for overseeing the entire design verification process, from concept to delivery.About...

  • ASIC Design Engineer

    2 months ago


    Santa Clara, United States Palo Alto Networks Full time

    This role is a contract assignment at Palo Alto Networks. Contractors will not be employed by Palo Alto Networks but through our trusted staffing partners. Palo Alto Networks is looking for a ASIC Design Engineer - RTL Quality Checks - Contractor to work with the ASIC team and is a great opportunity for a talented individual who has the desire to associate...


  • Santa Clara, California, United States Qualcomm Full time

    Job Overview:We are seeking an experienced Advanced ASIC Designer to join our team at Qualcomm. As a key member of the Integrated Wireless Technology group, you will work on WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power Intent/Implementation, power estimates, and power reduction techniques.Responsibilities:Leverage advanced ASIC...


  • Santa Clara, California, United States CyberCoders Full time

    CyberCoders Seeks Senior ASIC Design EngineerWe are a leading supplier of embedded processor intellectual property, and we're looking for an experienced Senior ASIC Design Engineer to join our VLSI team. The ideal candidate will have a passion for technical advances in CPU architecture and a keen interest in tackling present-day verification...


  • Santa Clara, California, United States Palo Alto Networks Full time

    Career Growth in CybersecurityPalo Alto Networks is a global cybersecurity leader known for challenging the security status quo. We are seeking a skilled Cybersecurity ASIC Engineer to help us prevent successful cyberattacks. In this role, you will ensure that our groundbreaking next-generation firewall products meet or exceed industry-leading requirements...


  • Santa Clara, California, United States Palo Alto Networks Full time

    Key ResponsibilitiesYour key responsibilities as a Silicon Validation Engineer will include:Creating comprehensive silicon validation plans in collaboration with ASIC, system hardware, and software engineersDeveloping silicon validation methodologies and infrastructure using lab equipment, third-party applications, and proprietary software-driven...


  • Santa Clara, California, United States Palo Alto Networks Full time

    About the Role\Create comprehensive silicon validation plans in collaboration with ASIC, system hardware, and software engineers.Develop silicon validation methodologies and infrastructure using lab equipment, third-party applications, and proprietary software-driven platforms.Execute every aspect of silicon validation test plans.Debug cross-functional...


  • Santa Clara, California, United States Qualcomm Full time

    Achieve excellence as a Senior ASIC Verification Specialist at Qualcomm, a world-leading innovator in wireless technology.We are seeking a highly skilled engineer to join our team and drive the development of cutting-edge WLAN/WiFi solutions.This role is ideal for a seasoned professional with a strong background in HDL, verification, and computational logic...


  • Santa Clara, California, United States Ambarella Inc. Full time

    At Ambarella Inc., we are seeking a highly skilled Sr. ASIC Design Engineer to join our team.About the RoleWe are looking for a seasoned professional with expertise in designing and implementing video compression logic, image processing logic, vector processing, and neural network accelerator logics, processor cores, and memory sub-systems in Verilog and...

  • Verification Lead

    2 weeks ago


    Santa Clara, California, United States Palo Alto Networks Full time

    Unlock Your Potential in CybersecurityPalo Alto Networks is committed to providing reasonable accommodations for all qualified individuals with a disability. We are seeking a talented Verification Lead - ASIC Design to join our team. As a key member of our global cybersecurity leader, you will ensure that our next-generation firewall products meet...


  • Santa Clara, United States L&T Technology Services Full time

    Responsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...


  • Santa Clara, United States L&T Technology Services Full time

    Responsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...

  • ASIC Design Engineer

    2 months ago


    Santa Clara, United States Apple Inc. Full time

    ASIC Design Engineer - Memory Cache Controller Apple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with...

  • ASIC Design Engineer

    4 weeks ago


    Santa Clara, United States Apple Full time

    ASIC Design Engineer - Memory Cache ControllerSanta Clara, California, United StatesHardwareApple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth, and capacity, we are presented with...

  • ASIC Design Engineer

    1 month ago


    Santa Clara, United States Apple Inc. Full time

    ASIC Design Engineer - Memory Cache ControllerTo view your favorites, sign in with your Apple Account.Apple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are...


  • Santa Clara, California, United States Palo Alto Networks Full time

    Cybersecurity OpportunityAt Palo Alto Networks, we protect our digital way of life. We are looking for a talented ASIC Verification Specialist to join our team. As a key member of our global cybersecurity leader, you will ensure that our next-generation firewall products meet industry-leading requirements for features, performance, and reliability.Your...


  • Santa Clara, California, United States Qualcomm Full time

    Join Qualcomm, a leader in wireless technology, as a Hardware Design Verification Engineer.We are seeking an experienced engineer to join our team and contribute to the development of best-in-class WLAN/WiFi solutions.This role is ideal for a motivated individual with a strong background in HDL, verification, and computational logic design.The selected...