Current jobs related to Design Verification Engineer - Santa Clara, California - IBA Infotech Inc.
-
Design Verification Engineer
6 hours ago
Santa Clara, California, United States Crossbar Inc. Full timeJob DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at CrossBar Inc. as a key member of our product/test team. As a Verification Engineer, you will be responsible for developing and implementing verification strategies, building and maintaining verification infrastructure, and collaborating with architects, RTL...
-
Design Verification Engineer
2 days ago
Santa Clara, California, United States Crossbar Inc. Full timeJob DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at CrossBar Inc. as a key member of our product/test team. As a Verification Engineer, you will be responsible for developing and implementing verification strategies, methodologies, and tools to ensure the quality and reliability of our ReRAM memory technology.Key...
-
ASIC Design Verification Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeQualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives.This is the Invention Age - and this is where you come in as an ASIC Design Verification EngineerThe responsibility of the position involves comprehensive pre-silicon...
-
Principal Design Verification Engineer
1 week ago
Santa Clara, California, United States Marvell Technology Full timeAbout Marvell TechnologyMarvell Technology is a leading provider of semiconductor solutions for the data infrastructure that connects our world. Our innovative technology enables new possibilities across enterprise, cloud, and AI, automotive, and carrier architectures.Your RoleWe are seeking a highly motivated and skilled Principal Design Verification...
-
Senior Design Verification Engineer
2 days ago
Santa Clara, California, United States Astera Labs Full timeAbout the RoleAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined...
-
Principal Design Verification Engineer
1 month ago
Santa Clara, California, United States tapwage Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...
-
Principal Design Verification Engineer
4 weeks ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...
-
Design Verification Engineer, Staff
1 month ago
Santa Clara, California, United States d-Matrix Full timed-Matrix has fundamentally changed the physics of memory-compute integration with our digital in-memory compute (DIMC) engine. The "holy grail" of AI compute has been to break through the memory wall to minimize data movements. We've achieved this with a first-of-its-kind DIMC engine. Having secured over $154M, $110M in our Series B offering, d-Matrix is...
-
CPU Top-Level Design Verification Engineer
3 days ago
Santa Clara, California, United States Apple Full timeJob SummaryAs a CPU Top-Level Design Verification Engineer at Apple, you will play a critical role in the development of high-performance, low-power processor designs. This highly visible position requires collaboration with various disciplines to ensure the delivery of high-quality products to millions of customers.Key ResponsibilitiesDevelop and implement...
-
Senior Advanced Design Verification Engineer
13 hours ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...
-
Verification Engineer
3 months ago
Santa Clara, California, United States Cynet Systems Inc Full timeJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller Significant UVM SystemVerilog experience in complex test-benches Experience working with DRAM controller PHYs memory models is preferred Significant experience with general verification flows and metrics Excellent debug...
-
Senior Verification Engineer
3 days ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleNVIDIA is seeking a highly skilled Senior Verification Engineer to join our Tegra group. As a key member of our ASIC Verification team, you will play a critical role in verifying the design and implementation of the industry's leading SOCs.Key ResponsibilitiesVerify the design and implementation of the ASIC architecture, golden models, and...
-
ASIC Verification Engineer
2 months ago
Santa Clara, California, United States Penn Foster Full timeThe NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design.The chips power our product lines ranging from Data Centers, Consumer graphics to Self-driving cars and the growing field of artificial intelligence.Own validation of Clocking structures in Tegra and GPU ASIC products from start to finish, including...
-
CPU Verification Methodology and Tool Engineer
22 hours ago
Santa Clara, California, United States Apple Full timeJob SummaryAt Apple, we're committed to innovation and excellence in every aspect of our business. As a CPU Verification Methodology and Tool Engineer, you'll play a critical role in developing and implementing advanced verification methodologies and tools for our high-performance processor designs.Key ResponsibilitiesCollaborate with verification engineers...
-
CPU Verification Specialist
5 days ago
Santa Clara, California, United States NVIDIA Full timeWe are seeking a highly skilled CPU Verification Expert to join our team at NVIDIA.This is an exciting opportunity to work on the verification of NVIDIA's CPU and SoC designs, utilizing cutting-edge verification methodologies and tools. As a member of our CPU verification team, you will be responsible for:Verifying the ASIC design, architecture, and...
-
ASIC Verification Engineer
3 months ago
Santa Clara, California, United States QData Full timeRequired Qualifications 4+ years' experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life cycle....
-
Santa Clara, California, United States Apple Full timeJob SummaryAs a CPU Processor Performance Verification Engineer at Apple, you will play a critical role in the development of our cutting-edge chip designs. Your expertise in performance modeling, verification, and optimization will be instrumental in ensuring the exceptional performance and efficiency of our products.Key ResponsibilitiesCollaborate with...
-
Circuit Design Engineer
5 days ago
Santa Clara, California, United States Managed Staffing Full timeJob Title: Analog Design EngineerMax Bill Rate: $90/hourLocation: FlexibleDuration: Up to 2 yearsAbout the Role:We are seeking a highly skilled Analog Design Engineer to join our team at Managed Staffing. As a key member of our team, you will be responsible for designing building blocks of a Phase-Locked Loop (PLL) and ensuring that the design meets...
-
FPGA Design Engineer
3 days ago
Santa Clara, California, United States Arista Networks Full timeAbout the RoleWe are seeking a highly skilled FPGA Design Engineer to join our team at Arista Networks. As a key member of our FPGA Design Team, you will be responsible for designing and verifying complex digital circuits, including test benches, simulators, and FPGA RTL code.Key ResponsibilitiesCreate and maintain test benches in...
-
ASIC Design Engineer, System
1 month ago
Santa Clara, California, United States Nvidia Full timeOur invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing.More recently, GPU deep learning ignited modern AI the next era of computing.NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading GPU and SoC's.In this position you...
Design Verification Engineer
2 months ago
Company Description
We at IBA InfoTech find the Hidden Talent across the globe. We connect caliber candidates with leading companies in contract, contract-to-hire and direct-hire positions in various industries - Oil & Gas, Energy, Telecommunications, Transportation, Business & Finance, Retail, Hospitality and Insurance.
Job Description
Role: Design Verification Engineer
Work Location: Santa Clara, CA
Interview: Phone/Skype
Job Type: Contract
UVM/OVM/SystemVerilog/Python/C/C++
Responsibilities:
• Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces.
• Develop test plans and coverage metrics from specifications and writing block and chip-level tests.
• Create PERL/Python scripts to automate creating verification environments, tests generation and debugging.
• Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers.
• Create low power testcases using UPF or CPF to verify the desired power intent of the SoC.
• Work with architects to determine the use-case scenarios to simulate
Preferred Qualifications:
• 7+ years of experience in pre-silicon design verification
• Proficiency in C-shell scripting, Verilog-HDL & System Verilog.
• Strong knowledge in SV Assertions, UVM/OVM and functional code coverage.
• SOC Verification experience using ARM Cortex Microcontroller is required.
• Experience with advanced peripheral bus Verification IP's such as GPIO, UART, SPI, SW, JTAG, and I2C.
• Proficient with Cadence tools such as NCVerilog, NCSIM, Simvision. Experience with linting tools (i.e Spyglass) will be helpful.
• Exposure to SDF annotated simulations with good understanding of parasitic delays and timings is required.
• Exposure to FPGA programming and FPGA tools will be helpful.
• Independent, self-motivated with good analytical & communication skills.
Additional Information
All your information will be kept confidential according to EEO guidelines.