Current jobs related to Principal Design Verification Engineer - Santa Clara, California - tapwage


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs: Unlocking AI and Cloud Infrastructure PotentialAstera Labs is a pioneering company in the field of purpose-built connectivity solutions, revolutionizing the way AI and cloud infrastructure operate.Our Intelligent Connectivity Platform seamlessly integrates PCIe, CXL, and Ethernet semiconductor-based solutions with the COSMOS software suite,...


  • Santa Clara, California, United States d-Matrix Full time

    About d-Matrixd-Matrix is a pioneering company that has revolutionized the field of memory-compute integration with its innovative digital in-memory compute (DIMC) engine. This groundbreaking technology has enabled the company to break through the memory wall, minimizing data movements and paving the way for accelerated AI compute.With over $154M in funding,...


  • Santa Clara, California, United States Astera Labs Full time

    Job DescriptionAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job Title: Senior Design Verification EngineerAbout the Role:We are seeking a highly skilled Senior Design Verification Engineer to join our team at Synapse Design Inc. in Santa Clara, CA or remotely. As a key member of our engineering team, you will be responsible for leading the design verification process and ensuring the quality of our products.Key...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Synapse Design Inc. - Senior Design Verification EngineerLocation: RemoteJob Type: Full-timeJob Description:We are seeking a highly skilled Senior Design Verification Engineer to join our team at Synapse Design Inc. The ideal candidate will have a strong background in design verification, with experience in UVM, SystemVerilog, and...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job Title: Senior Design Verification EngineerAbout the Role:We are seeking a highly skilled Senior Design Verification Engineer to join our team at Synapse Design Inc. in Santa Clara, CA or remotely. This is a full-time position with 5 available openings.Key Responsibilities:At least 7+ years of experience in Design Verification with a strong background in...


  • Santa Clara, California, United States Astera Labs, Inc. Full time

    Job DescriptionAstera Labs, Inc. is seeking a highly skilled Design Verification Engineer to join our team.Job Summary:Define comprehensive design verification and emulation methodologies for complex SoCs.Develop and implement verification plans, testbenches, and simulation environments.Collaborate with cross-functional teams to ensure design quality and...


  • Santa Clara, California, United States Marvell Semiconductor, Inc. Full time

    About Marvell Semiconductor, Inc.Marvell's semiconductor solutions are the foundation of the data infrastructure that connects our world. Across enterprise, cloud, and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can make a meaningful impact on purposeful and enduring innovation, driving...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in innovative connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a scalable and customizable...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA Job OpportunityNVIDIA is seeking a skilled verification engineer to join our team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our CPU products.Key Responsibilities:Design and implement random test generation tools for NVIDIA's CPU roadmapDrive quality initiatives through verification...


  • Santa Clara, California, United States Astera Labs, Inc. Full time

    Astera Labs, Inc. is seeking a talented Design Verification Engineer to join their team in Santa Clara, CA.Job Summary:As a Design Verification Engineer at Astera Labs, you will be responsible for defining comprehensive design verification and emulation or prototyping methodologies for complex SoCs. You will work closely with the design team to ensure that...


  • Santa Clara, California, United States Ampere Full time

    About the RoleAmpere is a semiconductor design company that is leading the future of computing with an innovative approach to CPU design focused on high-performance, energy-efficient, and sustainable cloud computing. We are seeking a Senior Principal Engineer, SoC Verification to join our team and contribute to the development of our next-generation...


  • Santa Clara, California, United States Net2Source Inc. Full time

    Job Title: Design Verification EngineerNet2Source Inc. is seeking a highly skilled Design Verification Engineer to join our team. As a Design Verification Engineer, you will be responsible for ensuring the design of complex electronic systems meets the required specifications and standards.Key Responsibilities:Architect and create verification environments...


  • Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled GPU Design Verification Engineer to join our team. As a key member of our Engineering Group, you will be responsible for architecting, designing, implementing, verifying, and optimizing the performance and power of GPU cores.Key ResponsibilitiesOwn and execute on key independent tasks towards program...


  • Santa Clara, California, United States Renesas Full time

    Job Title: Design Verification EngineerWe are seeking a highly skilled Design Verification Engineer to join our team at Renesas. As a key member of our design verification team, you will be responsible for ensuring the quality and reliability of our digital products.Key Responsibilities:Develop and implement verification environments using System-Verilog and...


  • Santa Clara, California, United States Renesas Full time

    Job Title: Design Verification EngineerWe are seeking a highly skilled Design Verification Engineer to join our team at Renesas. As a key member of our design verification team, you will be responsible for ensuring the quality and reliability of our digital products.Key Responsibilities:Develop and implement verification environments using System-Verilog and...


  • Santa Clara, California, United States Ampere Computing Full time

    About the RoleWe are seeking a highly skilled Senior Principal Engineer to lead our SOC verification team at Ampere Computing. As a key technical lead, you will be responsible for delivering high-quality next-generation cloud-native server-class SoCs.Key ResponsibilitiesLead the development and execution of comprehensive verification plans for SOC...


  • Santa Clara, California, United States Ampere Full time

    About the RoleWe are seeking a highly skilled Senior Principal Engineer to lead the verification of our server-class microprocessor-based Coherent Mesh interconnect subsystem.As a key member of our Design Verification team, you will be responsible for ensuring the functional correctness and performance of our CPUs. You will work closely with other teams to...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs Principal Physical Design EngineerAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to...


  • Santa Clara, California, United States Ampere Full time

    About the RoleWe are seeking a highly skilled Senior Principal Engineer to lead the verification of our server-class microprocessor-based Coherent Mesh interconnect subsystem.As a key member of our Design Verification team, you will be responsible for ensuring the functional correctness and performance of our CPUs. You will work closely with other teams to...

Principal Design Verification Engineer

3 months ago


Santa Clara, California, United States tapwage Full time

Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.

Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable.

Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable.

Discover how we are transforming modern data-driven applications at []).

We are seeking experienced Principal Design Verification Engineers with a strong aptitude for working on Emulation Platforms.

Candidates should have a deep understanding of system-level aspects of ASIC development and be skilled in emulation testbench and test plan development.


Responsibilities:

  • Develop and execute emulation test benches and test plans.
  • Utilize coding and problemsolving skills to contribute to the functional verification of designs.
  • Manage the full life cycle of emulation, from planning to systemlevel tests.
  • Develop platform agnostic methodologies that scale across traditional DV and emulation and postsilicon bringup for functionality, performance etc.
  • Collaborate with software and system validation teams to develop and execute test plans on emulation platforms.

Basic Qualifications:

  • Strong academic background in Electrical Engineering (Bachelor's required, Master's preferred).
  • Minimum of 8 years' experience in verifying and validating complex SoCs for server, storage, and networking applications.
  • Proficiency with industrystandard simulators, revision control systems, and regression systems.
  • Professional attitude with the ability to prioritize tasks and work independently with minimal supervision.
  • Entrepreneurial, openminded attitude with a customerfocused mindset.
  • Authorized to work in the US and available to start immediately.

Required Experience:

  • Full verification lifecycle experience on ASICs.
  • Proven ability to deploy hybrid techniques, including directed and constrained random testing.
  • Experience in stress testing at the system level for bug identification.
  • Ability to independently develop test plans and test sequences, generate stimuli, and collaborate with RTL designers to debug failures.
  • Skill in identifying and writing test cases using a combination of C and System Verilog constructs to cover functional and code coverage of ASICs.

Preferred Experience:

  • Proficiency in scripting tools (Perl/Python) for automating verification infrastructure.
  • Experience with System Verilog/UVM/C/C++/SystemC
  • Experience with transactors from thirdparty vendors and communication protocols such as PCI-Express (Gen3 and above), Ethernet, DDR4/5, NVMe, etc.
  • Familiarity with SystemCbased verification and modeling strategies.


The base salary range for this position is USD 160,000.00 – USD 240,000.00, determined based on location, experience, and comparable employee salaries.


We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.