Principal Design Verification Engineer
4 weeks ago
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at
We are seeking experienced Principal Design Verification Engineers with a strong aptitude for working on Emulation Platforms. Candidates should have a deep understanding of system-level aspects of ASIC development and be skilled in emulation testbench and test plan development.
Responsibilities:
- Develop and execute emulation test benches and test plans.
- Utilize coding and problem-solving skills to contribute to the functional verification of designs.
- Manage the full life cycle of emulation, from planning to system-level tests.
- Develop platform agnostic methodologies that scale across traditional DV and emulation and post-silicon bringup for functionality, performance etc.
- Collaborate with software and system validation teams to develop and execute test plans on emulation platforms.
Basic Qualifications:
- Strong academic background in Electrical Engineering (Bachelor's required, Master's preferred).
- Minimum of 8 years' experience in verifying and validating complex SoCs for server, storage, and networking applications.
- Proficiency with industry-standard simulators, revision control systems, and regression systems.
- Professional attitude with the ability to prioritize tasks and work independently with minimal supervision.
- Entrepreneurial, open-minded attitude with a customer-focused mindset.
- Authorized to work in the US and available to start immediately.
Required Experience:
- Full verification lifecycle experience on ASICs.
- Proven ability to deploy hybrid techniques, including directed and constrained random testing.
- Experience in stress testing at the system level for bug identification.
- Ability to independently develop test plans and test sequences, generate stimuli, and collaborate with RTL designers to debug failures.
- Skill in identifying and writing test cases using a combination of C and System Verilog constructs to cover functional and code coverage of ASICs.
Preferred Experience:
- Proficiency in scripting tools (Perl/Python) for automating verification infrastructure.
- Experience with System Verilog/UVM/C/C++/SystemC
- Experience with transactors from third-party vendors and communication protocols such as PCI-Express (Gen-3 and above), Ethernet, DDR4/5, NVMe, etc.
- Familiarity with SystemC-based verification and modeling strategies.
The base salary range for this position is USD 160,000.00 – USD 240,000.00, determined based on location, experience, and comparable employee salaries.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
-
Principal Design Verification Engineer
1 week ago
Santa Clara, California, United States Marvell Technology Full timeAbout Marvell TechnologyMarvell Technology is a leading provider of semiconductor solutions for the data infrastructure that connects our world. Our innovative technology enables new possibilities across enterprise, cloud, and AI, automotive, and carrier architectures.Your RoleWe are seeking a highly motivated and skilled Principal Design Verification...
-
Principal Design Verification Engineer
1 month ago
Santa Clara, California, United States tapwage Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...
-
Design Verification Engineer
5 hours ago
Santa Clara, California, United States Crossbar Inc. Full timeJob DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at CrossBar Inc. as a key member of our product/test team. As a Verification Engineer, you will be responsible for developing and implementing verification strategies, building and maintaining verification infrastructure, and collaborating with architects, RTL...
-
Design Verification Engineer
2 days ago
Santa Clara, California, United States Crossbar Inc. Full timeJob DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at CrossBar Inc. as a key member of our product/test team. As a Verification Engineer, you will be responsible for developing and implementing verification strategies, methodologies, and tools to ensure the quality and reliability of our ReRAM memory technology.Key...
-
ASIC Design Verification Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeQualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives.This is the Invention Age - and this is where you come in as an ASIC Design Verification EngineerThe responsibility of the position involves comprehensive pre-silicon...
-
Senior Design Verification Engineer
2 days ago
Santa Clara, California, United States Astera Labs Full timeAbout the RoleAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined...
-
Design Verification Engineer, Staff
1 month ago
Santa Clara, California, United States d-Matrix Full timed-Matrix has fundamentally changed the physics of memory-compute integration with our digital in-memory compute (DIMC) engine. The "holy grail" of AI compute has been to break through the memory wall to minimize data movements. We've achieved this with a first-of-its-kind DIMC engine. Having secured over $154M, $110M in our Series B offering, d-Matrix is...
-
CPU Top-Level Design Verification Engineer
3 days ago
Santa Clara, California, United States Apple Full timeJob SummaryAs a CPU Top-Level Design Verification Engineer at Apple, you will play a critical role in the development of high-performance, low-power processor designs. This highly visible position requires collaboration with various disciplines to ensure the delivery of high-quality products to millions of customers.Key ResponsibilitiesDevelop and implement...
-
Senior Advanced Design Verification Engineer
12 hours ago
Santa Clara, California, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...
-
Verification Engineer
3 months ago
Santa Clara, California, United States Cynet Systems Inc Full timeJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller Significant UVM SystemVerilog experience in complex test-benches Experience working with DRAM controller PHYs memory models is preferred Significant experience with general verification flows and metrics Excellent debug...
-
Senior Verification Engineer
3 days ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleNVIDIA is seeking a highly skilled Senior Verification Engineer to join our Tegra group. As a key member of our ASIC Verification team, you will play a critical role in verifying the design and implementation of the industry's leading SOCs.Key ResponsibilitiesVerify the design and implementation of the ASIC architecture, golden models, and...
-
ASIC Verification Engineer
2 months ago
Santa Clara, California, United States Penn Foster Full timeThe NVIDIA Clocks Team is looking for an ASIC Verification engineer to validate CPU, GPU and SOC clocks design.The chips power our product lines ranging from Data Centers, Consumer graphics to Self-driving cars and the growing field of artificial intelligence.Own validation of Clocking structures in Tegra and GPU ASIC products from start to finish, including...
-
CPU Verification Methodology and Tool Engineer
21 hours ago
Santa Clara, California, United States Apple Full timeJob SummaryAt Apple, we're committed to innovation and excellence in every aspect of our business. As a CPU Verification Methodology and Tool Engineer, you'll play a critical role in developing and implementing advanced verification methodologies and tools for our high-performance processor designs.Key ResponsibilitiesCollaborate with verification engineers...
-
Santa Clara, California, United States GTT, LLC Full timeJob Description**Job Summary:**GTT, LLC is seeking a highly skilled Principal Analog Mixed-Signal Design Engineer to join our team. As a key member of our design group, you will be responsible for the design and validation of high-speed broadband ICs that serve the Data Center, Metro, and Long-Haul applications.Key Responsibilities:Design and develop...
-
CPU Verification Specialist
4 days ago
Santa Clara, California, United States NVIDIA Full timeWe are seeking a highly skilled CPU Verification Expert to join our team at NVIDIA.This is an exciting opportunity to work on the verification of NVIDIA's CPU and SoC designs, utilizing cutting-edge verification methodologies and tools. As a member of our CPU verification team, you will be responsible for:Verifying the ASIC design, architecture, and...
-
ASIC Verification Engineer
3 months ago
Santa Clara, California, United States QData Full timeRequired Qualifications 4+ years' experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life cycle....
-
Santa Clara, California, United States Apple Full timeJob SummaryAs a CPU Processor Performance Verification Engineer at Apple, you will play a critical role in the development of our cutting-edge chip designs. Your expertise in performance modeling, verification, and optimization will be instrumental in ensuring the exceptional performance and efficiency of our products.Key ResponsibilitiesCollaborate with...
-
Santa Clara, California, United States Marvell Technology Full timeJob SummaryWe are seeking a highly skilled Principal Analog/Mixed-Signal CAD Engineer to join our team at Marvell Technology. As a key member of our engineering team, you will be responsible for setting up, maintaining, and supporting Analog/Mixed-Signal (AMS) simulation environments for CMOS FinFET and BiCMOS high-speed design projects.Key...
-
Principal MEMS Testing Engineer
2 weeks ago
Santa Clara, California, United States Jobot Full timeSenior/Principal Test Engineer at JobotThis role presents an exciting opportunity to join a well-established and publicly traded semiconductor firm as a Senior or Principal Test Engineer specializing in MEMS technology. The successful candidate will possess a robust background in Test Systems Development, Mixed Signal Analog, PCB-Level Circuit design, and...
-
Circuit Design Engineer
5 days ago
Santa Clara, California, United States Managed Staffing Full timeJob Title: Analog Design EngineerMax Bill Rate: $90/hourLocation: FlexibleDuration: Up to 2 yearsAbout the Role:We are seeking a highly skilled Analog Design Engineer to join our team at Managed Staffing. As a key member of our team, you will be responsible for designing building blocks of a Phase-Locked Loop (PLL) and ensuring that the design meets...