Design Verification Engineer
2 weeks ago
OPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer.
📍 Location: San Jose, CA, USA or Austin, TX, USA
📍 Position: Design Verification Engineer
OPENEDGES is the world's only total memory system and AI platform IP solution company that has delivered NPU, memory controllers, DDR PHY, and on-chip interconnect IPs all together in one place since 2017.
Job Summary:
OPENEDGES is seeking highly motivated, qualified individuals to join the Design Verification (DV) team for our upcoming configurable cache coherent Network-on-Chip (NoC) program. This exciting position based in San Jose, CA, or Austin TX, offers opportunities to work within a veteran team of industry experts to solve state of the art DV challenges as they apply to the complexities of a coherent mesh fabric. Currently we are staffing the team for several levels and are interested in folks who are attracted to working in entrepreneurial environments with small to mid-size teams. We are looking for team players with alignment for these types of products with aggressive schedules, have hands-on experience in all aspects of DV efforts, and can bring to bear their expertise in making our effort a success.
Roles & Responsibilities:
The successful Design Verification Engineer (DVE) will be responsible for:
- Collaborating with architecture/design teams to understand the NoC design
- Apply state of the art methods to author comprehensive DV plans/schedules/tracking
- Establish and/or contribute to required DV flows/methodologies
- Work with vendors to integrate UVM-based verification IP into a complete testbench solution
- Determine and implement required UVM-based correctness checking
- Creating a UVM-based constrained random stimulus suite to achieve high coverage
- Implement UVM-based tracking methods to acquire and track coverage to closure
- Hands-on debugging simulation fails down to root-cause (Verilog RTL)
- Demonstrating good communication skills, works well in small dynamic teams
Required Qualifications:
The ideal DVE candidate will have a reasonable mix of the following credentials:
- MSEE/MSCE +5 years, BSEE/BSCE +(5-10) years of relevant experience/track record
- Knowledge/experience in the following areas: 1) Cache coherent memory architectures and NoC designs, 2) AMBA buses: CHI, CSL, AXI(n), ACE, APB, 3) Standard IP: DDR(x), PCI, PCIe, ARM, X86, RISC-V
- Hands-on development of testbenches using Verilog, SV/UVM, RAL, SVA, ABV, UPF, XProp
- Experience in installing/configuring vendor IP for highly integrated testbench design
- Experience using industry standard toolsets
- Scripting languages: PERL/Python/Tcl/XML
Preferred Qualifications:
- Formal verification methods, emulation experience
Benefits:
- Medical, dental, and vision benefits
- Life insurance
- 401k retirement plan
- Paid time off, paid holidays, sick leave, etc.
-
Design Verification Engineer
1 day ago
San Jose, United States Synapse Design Inc. Full timeSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...
-
Design Verification Engineer
2 hours ago
San Jose, United States Synapse Design Inc. Full timeSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...
-
Design Verification Engineer
4 days ago
San Jose, United States Synapse Design Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Synapse Design Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
1 month ago
San Jose, CA, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and...
-
Design Verification Engineer
1 month ago
San Jose, United States The Ladders Full timeRole Description This is a full-time, on-site role as a Design Verification Engineer SOC at Mirafra Technologies. As a Design Verification Engineer SOC, you will be responsible for tasks such as formal verification, RTL design, computer architecture, functional verification, and debugging. Your work will contribute to the development and validation of...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Theery Full timeCompany Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Theery Full timeCompany Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Theery Full timeCompany Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...
-
Design Verification Engineer
4 days ago
San Jose, United States IC Resources Full timeJoin one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...
-
Design Verification Engineer
1 week ago
San Jose, United States IC Resources Full timeJoin one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like...
-
Design Verification Engineer
1 week ago
San Jose, California, United States IC Resources Full timeJoin one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Zenex Partners Full timeDescription Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
4 days ago
San Jose, United States Zenex Partners Full timeDescription Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Zenex Partners Full timeDescription Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 months ago
San Jose, United States Acceler8 Talent Full timeDesign Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...
