Design Verification Engineer

3 weeks ago


San Jose, United States Theery Full time

Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our dynamic team and contribute to our exciting projects.

Position Overview: As a Design Verification Engineer, you will play a crucial role in ensuring the functional correctness and quality of our ASIC designs. You will be responsible for developing and executing comprehensive verification strategies to validate complex digital designs. This position requires expertise in ASIC verification methodologies, including OVM (Open Verification Methodology) or UVM (Universal Verification Methodology), as well as proficiency in Verilog.

Key Responsibilities:

  • Develop and implement verification plans based on design specifications and requirements.
  • Create advanced verification environments using OVM or UVM methodologies.
  • Write and execute test cases to thoroughly verify the functionality of digital designs.
  • Develop and maintain verification infrastructure, including test benches, test cases, and verification IP.
  • Collaborate closely with design engineers to debug issues and ensure timely resolution.
  • Analyze and report verification results to the design team and management.
  • Continuously improve verification methodologies and processes to enhance efficiency and effectiveness.

Qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field. Master's degree preferred.
  • 5+ years of proven experience in ASIC design verification, preferably in a semiconductor or technology company.
  • Strong proficiency in Verilog and SystemVerilog.
  • Experience with verification methodologies such as OVM or UVM.
  • Familiarity with industry-standard verification tools and methodologies.
  • Excellent problem-solving and debugging skills.
  • Strong communication and collaboration abilities.
  • Ability to thrive in a fast-paced, dynamic environment.

Additional Preferred Qualifications:

  • Experience with formal verification techniques.
  • Familiarity with scripting languages such as Python or Perl.
  • Knowledge of FPGA prototyping and emulation tools.
  • Understanding of digital design principles and architectures.


Please apply here or send your updated resume directly to Kevin@Theery.com



  • San Jose, United States Synapse Design Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...


  • San Jose, United States Synapse Design Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...


  • San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...


  • San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...


  • San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...


  • San Jose, CA, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and...


  • San Jose, United States The Ladders Full time

    Role Description This is a full-time, on-site role as a Design Verification Engineer SOC at Mirafra Technologies. As a Design Verification Engineer SOC, you will be responsible for tasks such as formal verification, RTL design, computer architecture, functional verification, and debugging. Your work will contribute to the development and validation of...


  • San Jose, United States Theery Full time

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...


  • San Jose, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...


  • San Jose, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like...


  • San Jose, California, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...


  • San Jose, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...


  • San Jose, United States Zenex Partners Full time

    Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • San Jose, United States Zenex Partners Full time

    Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • San Jose, United States Zenex Partners Full time

    Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...


  • San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...


  • San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...


  • San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...


  • San Jose, United States Intelliswift Software Inc Full time

    Design Verification Engineer - Remote / San Jose, CA Duration 6 months + (can be extended longer) San Jose, CA / Remote Design Verification Engineer UVM System Verilog Test Bench Development SystemC (preferred) strong C/C++ by Jobble


  • San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++