Senior Design Verification Engineer
4 weeks ago
Job Title: Senior Design Verification Engineer
Location: Austin, Texas
About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market faster and more efficiently.
Position Overview
We are seeking a highly skilled Senior Design Verification Engineer with a minimum of 6 years of experience to join our dynamic team in Austin, Texas. The ideal candidate will have a strong background in SOC level design verification, proficient in System Verilog and UVM methodologies, and possess a deep understanding of the full verification flow including coverage closure. Additionally, expertise in low-level programming languages such as C and Assembler, along with experience in system verification using C, are highly desirable. Knowledge of AMBA protocols (AXI, AHB, APB) and CHI protocol is a definite plus.
Key Responsibilities:
- Develop and execute test plans for SOC level verification, ensuring comprehensive coverage of all functional requirements.
- Collaborate with cross-functional teams to define verification strategies and methodologies.
- Implement verification environments using System Verilog and UVM.
- Perform low-level programming tasks in C and Assembler for hardware/software co-verification.
- Conduct system-level verification using C-based methodologies.
- Analyze and debug failures, and work closely with design teams to resolve issues.
- Drive coverage closure and verification sign-off.
Qualifications:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- 6+ years of experience in Design Verification, with a focus on SOC level verification.
- Proficiency in System Verilog and UVM methodologies.
- Strong knowledge of test plan creation and tracking.
- Experience with full verification flow including coverage closure.
- Proficient in low-level programming languages such as C and Assembler.
- Experience in system verification using C.
- Familiarity with AMBA protocols (AXI, AHB, APB) and CHI protocol is advantageous.
- Excellent problem-solving skills and attention to detail.
- Strong communication and collaboration skills.
Disclaimer : At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.
-
Senior Design Verification Engineer
3 days ago
Austin, United States Tessolve Full timeJob Title: Senior Design Verification Engineer Location: Austin, Texas About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market...
-
Senior Design Verification Engineer
2 weeks ago
Austin, United States Tessolve Full timeJob Title: Senior Design Verification Engineer Location: Austin, Texas About Company : Tessolve Semiconductor is a leading provider of semiconductor engineering solutions, offering a comprehensive suite of services to semiconductor companies worldwide. Our mission is to deliver innovative solutions that enable our clients to bring their products to market...
-
Senior Design Verification Engineer
2 weeks ago
Austin, United States Chelsea Search Group Full timeSenior Design Verification Engineer Remote/Onsite/Hybrid US Citizen or US Permanent Resident 6-12 months contract with possible extensions Requirements: • 5+ years of experience in Design Verification • Strong experience in SOC level with knowledge of System Verilog, UVM • Good knowledge of test plan creation and tracking • Experience with full...
-
Senior Verification and Validation Engineer
16 hours ago
Austin, United States NVIDIA Full timeSenior Verification and Validation Engineer page is loaded Senior Verification and Validation Engineer Apply locations US, TX, Austin time type Full time posted on Posted 2 Days Ago job requisition id JR1979663 We are now looking for a Senior Verification and Validation Engineer! We are currently seeking a Senior Verification and Validation Engineer with...
-
Design Verification Engineer
2 weeks ago
Austin, United States Correct Designs Full timeDesign Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...
-
Design Verification Engineer
13 hours ago
Austin, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a...
-
Design Verification Engineer
24 hours ago
Austin, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...
-
Design Verification Engineer
1 week ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginner or a seasoned professional, Id love to chat! What you'll do: Work closely with...
-
Design Verification Engineer
1 week ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
1 week ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
10 hours ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
1 day ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
8 hours ago
Austin, United States Xoriant Corporation Full timeJob Title: Design Verification Engineer #368877Duration: 12+ months (Possible Extension-Long Term Project)Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite)DescriptionAs a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. ResponsibilitiesTriage regression...
-
Senior Hardware Verification Engineer
6 hours ago
Austin, United States Mulya Technologies Full timeSenior Hardware Verification EngineerSanta Clara / AustinWe are an early stage tech startup based in Silicon Valley, funded by top tier venture and strategic investors. We are a team of seasoned semiconductor and software professionals with trackrecord of building successful products and companies. We have offices in Santa Clara and Bangalore and we are...
-
Design Verification Engineer
3 days ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite) Duration: Long-term Position Overview: 12+ years of relevant experience in Verification. Experience with System Verilog and UVM. Deep understanding of constrained randomization and the development of efficient test suites. Work with DV team and designers to build verification...
-
Director, Design Verification Engineering
2 days ago
Austin, United States Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Design Verification Engineer
8 hours ago
Austin, United States Axiom Global Technologies, Inc. Full timeRole: Design Verification EngineerLocation: AUSTIN , TX OnsiteDuration :10+ Months Requirements:8+ years of experience in UVM based verification.System Verilog assertions experienceFamiliarity with C/C++ model integration in verification environmentsDebug skills at IP and subsystem level.Good to have:GLS verification knowledgeLow power UPF verificationARM...
-
Design Verification Engineer
2 weeks ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a plus. Education:...
-
Design Verification Engineer
1 month ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Design Verification Engineer
1 month ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...