Director, Design Verification Engineering
2 weeks ago
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
The RISC-V CPU Design Verification Engineering Leader will be responsible for the pre-silicon RTL verification of high performance CPU microarchitectures going into industry leading AI/ML architecture.
A strong computer architecture background and a strong foundation in verification methodology will be used to close testing coverage with high confidence.
This role is hybrid, based out of Austin, TX or Santa Clara, CA.
Responsibilities:
Provide strong leadership to expert engineers to develop and execute DV testplans for ISA and microarchitecture
Collaborate with multi-functional leaders for the RTL, Physical Design, and CPU Performance teams
Use SystemVerilog, UVM, C++ and scripting languages with industry-leading simulation tools and methodologies to verify complex CPU designs
Negotiate program objectives with Architecture, Design and Software teams, and lead your team through planning, execution and closure
Support individual development and goal definition, whilst aligning team vision for outstanding results
Experience & Qualifications:
BS/MS/PhD in Computer Engineering, Electronic Engineering or related field
Deep knowledge and understanding of Computer Architecture, Microprocessor DV methodology, DV processes, testbench design, and quality requirements
Prior DV ownership of complex IP at Unit, Sub-system, or Top-level as well as experience managing an engineering team
Ability to influence organizational objectives and align teams
Expert knowledge of hardware description languages (Verilog, VHDL) and methodologies
Excellent planning and communication skills, with strong ability to collaborate across sites and disciplines
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set
by the U.S. government.
Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject toU.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee informationand/or documentation will be required and considered as Tenstorrent moves through the employment process.
If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government. If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded.
#J-18808-Ljbffr
-
Design Verification Engineer
5 days ago
Austin, United States Correct Designs Full timeDesign Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...
-
Design Verification Engineer
4 weeks ago
Austin, United States Correct Designs Full timeDesign Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...
-
Design Verification Engineer
2 weeks ago
Austin, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification role. COMPANY: Our client, a...
-
Design Verification Engineer
2 weeks ago
Austin, United States Ursus Inc Full timeJOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...
-
Design Verification Engineer
2 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat! What you'll...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer Competitive Salary Austin, Tx OR Santa Clara, California Im working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. Im looking for individuals with a range of experience levels. Whether youre a beginner or a seasoned professional, Id love to chat! What you'll do: Work closely with...
-
Design Verification engineer
5 days ago
Austin, United States NR Consulting Full timeJob Title: Design Verification Engineer Duration: FTE / Permanent Hiring Location: Austin TX or San Jose CA (Need Local Onsite)Description: Description As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •Triage regression failures and make...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
3 weeks ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
2 hours ago
Austin, United States Platform Recruitment Full timeDesign Verification Engineer – Competitive Salary – Austin, Tx OR Santa Clara, California I’m working with an exciting RISC-V Start Up who are keen to onboard full-time SOC Verification Engineers. I’m looking for individuals with a range of experience levels. Whether you’re a beginner or a seasoned professional, I’d love to chat!What you'll do:...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Zenex Partners Full timeDescriptionDesign Verification Engineer12 Months contract with possibility of extensionAustin, TX (Hybrid 3 - 4 days in office)As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
-
Design Verification Engineer
2 weeks ago
Austin, United States Xoriant Corporation Full timeJob Title: Design Verification Engineer #368877Duration: 12+ months (Possible Extension-Long Term Project)Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite)DescriptionAs a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. ResponsibilitiesTriage regression...
-
Design Verification Engineer
2 weeks ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite) Duration: Long-term Position Overview: 12+ years of relevant experience in Verification. Experience with System Verilog and UVM. Deep understanding of constrained randomization and the development of efficient test suites. Work with DV team and designers to build verification...
-
Design Verification Engineer
2 weeks ago
Austin, United States Axiom Global Technologies, Inc. Full timeRole: Design Verification EngineerLocation: AUSTIN , TX OnsiteDuration :10+ Months Requirements:8+ years of experience in UVM based verification.System Verilog assertions experienceFamiliarity with C/C++ model integration in verification environmentsDebug skills at IP and subsystem level.Good to have:GLS verification knowledgeLow power UPF verificationARM...
-
Design Verification Engineer
4 weeks ago
Austin, United States ACL Digital Full timePosition: Design Verification Engineer Location: Austin, TX (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a plus. Education:...
-
Design Verification Engineer
2 months ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Design Verification Engineer
2 days ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
-
Design Verification Engineer
2 months ago
Austin, United States ACL Digital Full timePosition: Design Verification EngineerLocation: Austin, TX (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a plus.Education: Bachelors...
