Design Verification Engineer

4 days ago

San Francisco, United States Apple Full time

**Role Number:** 200627151-3401

**Summary**

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple's customers daily.

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

**Description**

In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture. You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable.

Furthermore, you will develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling features, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.

**Minimum Qualifications**

+ BS degree in technical subject area and a minimum 10 years relevant industry experience.

**Preferred Qualifications**

+ Deep knowledge of OOP, SystemVerilog and UVM

+ Deep knowledge in developing scalable and portable test-benches

+ Strong experience with verification methodologies and tools such as simulators, waveform viewers, Build and run automation, coverage collection, gate level simulations

+ Working experience using LLMs for efficiency and quality

+ Experience with power-aware (UPF) or similar verification methodology

+ Excellent knowledge of one of the scripting languages such as Python, Perl, TCL

+ Experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required

+ Knowledge of formal verification methodology is a plus but not required

+ Knowledge of emulation for verification technologies is a plus but not required

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .

  • Design Verification Engineer

    5 days ago

    San Francisco, CA, United States Eximietas Design Full time

    Eximietas Design is a leading technology consulting and solutions development firm specializing in VLSI, Cloud Computing, Cyber Security, and AI/ML. Our engineering leadership team brings decades of experience from top-tier semiconductor and technology companies. With a deep commitment to innovation and excellence, we deliver cuttingedge solutions that help...

  • Design Verification Engineer

    1 week ago

    San Francisco, United States Eridu AI Full time

    Join to apply for the Design Verification Engineer role at Eridu AIJoin to apply for the Design Verification Engineer role at Eridu AIGet AI-powered advice on this job and more exclusive features.This range is provided by Eridu AI. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Base pay...

  • Design Verification Engineer

    2 weeks ago

    San Francisco, United States EDA CAREERS, (Technology Futures Inc). Full time

    Get AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc).President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST HAVE WORKING KNOWLEDGE OF EDA tools and Semiconductors!PLEASE HAVE EDA/SEMICONDUCTOR EXPERIENCE WHEN APPLYING!My client is a promising, innovative, well-funded...

  • Design Verification Engineer

    4 weeks ago

    San Francisco, United States Kasmo Global Full time

    Title : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug tools. Maintain...

  • Design Verification Engineer

    1 week ago

    San Francisco, CA, United States Kasmo Global Full time

    Title : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug...

  • Design Verification Engineer

    2 weeks ago

    San Francisco, United States Apple Inc. Full time

    San Francisco Bay Area, California, United States Hardware At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will...

  • Design Verification Engineering

    2 weeks ago

    San Francisco, CA, United States Eridu AI Full time

    Join to apply for the Design Verification Engineer role at Eridu AI Join to apply for the Design Verification Engineer role at Eridu AI Get AI-powered advice on this job and more exclusive features. This range is provided by Eridu AI. Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training...

  • Design Verification Engineering

    1 week ago

    San Francisco, CA, United States Amazon Full time

    As a Design Verification (DV) Engineer, you will be part of an advanced architecture team that is exploring new hardware designs to improve our devices. You will participate in the design verification and bring‑up of such blocks by writing relevant assertions, debugging code, test benches, test harnesses, and otherwise interacting with the extended team. ...

  • Design Verification Engineer

    2 weeks ago

    San Francisco, United States Incube Consulting Ltd Full time

    We are seeking a highly skilled Design Verification Engineer to join our advanced semiconductor design team in the Bay Area. The ideal candidate will have a strong background in SystemVerilog, UVM, and C/C++ programming, and be capable of driving complex verification tasks independently. This is an exciting opportunity to work on next-generation SoC and IP...

  • Design Verification Engineer

    4 weeks ago

    San Francisco, United States Apple Full time

    Role Number: 200627018-3401 Summary At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and...