Design Verification Engineering
2 weeks ago
Join to apply for the Design Verification Engineer role at Eridu AI Join to apply for the Design Verification Engineer role at Eridu AI
Get AI-powered advice on this job and more exclusive features.
This range is provided by Eridu AI. Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. Todays AI performance is frequently limited by system-level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors, software, and systems to unlock greater GPU utilization, reduce capital and power costs, and maximize data center efficiency. The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, optics, software, and systems, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: Specialized Verification Strategy: Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging your extensive experience in networking.
Provide technical leadership in the verification of complex ASIC designs, ensuring compliance with industry standards and project specifications Gate & Timing simulations: collaborate with the team to execute comprehensive gate-level simulations, including timing and power analysis, to validate the ASIC design before tape-out.
RTL Coverage Analysis: deliver detailed coverage metrics to assess the thoroughness of the test suite. Offer actionable feedback to design engineers, focusing on identifying gaps and suggesting enhancements to elevate test effectiveness and broaden coverage scope.
Quality Assurance and Process Optimization: Uphold the highest standards of verification quality. Initiate and implement process improvements for increased efficiency and effectiveness.
ME/BE in Electrical Engineering, Computer Engineering, or related field.
A MINIMUM of 8-15 years in ASIC verification in the area of data center networking.
System Verilog, OVM/VMM/UVM) with a strong understanding of ASIC Design and Verification flow. Technical Skills: Python/Perl/Tcl experience, strong problem solving and debugging skill is a plus.
At Eridu AI, youll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.
Employment type Full-time
Industries Semiconductor Manufacturing and Computer Hardware Manufacturing
Referrals increase your chances of interviewing at Eridu AI by 2x
Medical insurance
Sign in to set job alerts for Design Verification Engineer roles.
Physical Design and Verification Engineer
Were unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#
-
Design Verification Engineer
5 days ago
San Francisco, CA, United States Eximietas Design Full timeEximietas Design is a leading technology consulting and solutions development firm specializing in VLSI, Cloud Computing, Cyber Security, and AI/ML. Our engineering leadership team brings decades of experience from top-tier semiconductor and technology companies. With a deep commitment to innovation and excellence, we deliver cuttingedge solutions that help...
-
Design Verification Engineering
1 week ago
San Francisco, CA, United States Amazon Full timeAs a Design Verification (DV) Engineer, you will be part of an advanced architecture team that is exploring new hardware designs to improve our devices. You will participate in the design verification and bring‑up of such blocks by writing relevant assertions, debugging code, test benches, test harnesses, and otherwise interacting with the extended team. ...
-
Senior Design Verification Engineer
12 hours ago
San Francisco, CA, United States Eximietas Design Full timeA leading technology consulting firm is seeking a Mid-Senior Design Verification Engineer to enhance UVM testbench components for IP, Subsystem, or SoC. The ideal candidate will have over 10 years of experience in Design Verification, a Bachelor's degree in Computer Science or Electrical/Electronics Engineering, and proficiency in SystemVerilog and UVM. This...
-
Design Verification Engineering
1 week ago
San Francisco, CA, United States Apple Inc. Full timeSan Francisco Bay Area, California, United States Hardware Would you like to join Apples growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product...
-
Design Verification Engineering
1 week ago
San Francisco, CA, United States Amazon Full timeA leading tech company in San Francisco seeks a Design Verification Engineer to develop verification methodologies and plans, ensuring the functionality of complex hardware designs. You will work closely with various engineering teams and require a strong background in System Verilog, UVM, and debugging. Candidates should have a Bachelor's degree and at...
-
Design Verification/ Validation Engineers
1 week ago
San Francisco, CA, United States Apple Inc. Full timeWould you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
Design Verification Engineer
1 week ago
San Francisco, United States Eridu AI Full timeJoin to apply for the Design Verification Engineer role at Eridu AIJoin to apply for the Design Verification Engineer role at Eridu AIGet AI-powered advice on this job and more exclusive features.This range is provided by Eridu AI. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Base pay...
-
Design Verification Engineer
2 weeks ago
San Francisco, United States EDA CAREERS, (Technology Futures Inc). Full timeGet AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc).President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST HAVE WORKING KNOWLEDGE OF EDA tools and Semiconductors!PLEASE HAVE EDA/SEMICONDUCTOR EXPERIENCE WHEN APPLYING!My client is a promising, innovative, well-funded...
-
Design Verification Engineer
4 weeks ago
San Francisco, United States Kasmo Global Full timeTitle : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug tools. Maintain...
-
PHY Design Verification Engineer
7 days ago
San Francisco, CA, United States Apple Inc. Full timeSan Francisco Bay Area, California, United States Hardware A variety of soft skills and experience may be required for the following role Please ensure you check the overview below carefully. Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development...